summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/cannonlake
Commit message (Expand)AuthorAgeFilesLines
* soc/intel: Add get_pmbaseEugene Myers2023-06-102-0/+9
* soc/{cannonlake,skylake}: Remove unused 'rdmsr(MSR_CONFIG_TDP_NOMINAL)'Elyes HAOUAS2019-11-111-1/+0
* drivers/intel/fsp2_0: move common cbmem_top_chipset to fsp driverMichael Niewöhner2019-11-111-1/+0
* soc/intel/cannonlake: add soc implementation for ETR address APIMichael Niewöhner2019-11-111-0/+5
* soc/intel/common/ebda: Drop codeArthur Heymans2019-11-101-26/+0
* soc/intel/common/sa: Remove EBDA dependencyArthur Heymans2019-11-101-1/+1
* soc/intel/sgx: convert SGX and PRMRR devicetree options to KconfigMichael Niewöhner2019-11-042-7/+3
* soc/intel: skl,cnl,icl: consolidate ebda and memmapMichael Niewöhner2019-11-042-110/+0
* soc/intel: skl,cnl,icl: rely on TOLUM as cbmem_top returned by FSPMichael Niewöhner2019-11-042-160/+8
* cpu/x86/tsc: Flip and rename TSC_CONSTANT_RATE to UNKNOWN_TSC_RATEKyösti Mälkki2019-11-031-1/+0
* soc/intel/common/pch: move EBDA Kconfig to soc levelMichael Niewöhner2019-11-021-0/+1
* soc/intel/{cnl,icl,skl}: Move ipu.asl into common/block/acpiSubrata Banik2019-11-011-23/+0
* soc/intel/{cnl,icl}: Move globalnvs.asl/nvs.h into common/block/Subrata Banik2019-11-012-85/+1
* soc/intel/{IA-CPU/SOC}: Move sleepstates.asl into southbridge/intel/common/acpiSubrata Banik2019-11-011-21/+0
* soc/intel/{apl,cnl,dnv,icl,skl}: Move lpc.asl into common/block/acpiSubrata Banik2019-11-012-118/+1
* lib/cbmem_top: Add a common cbmem_top implementationArthur Heymans2019-11-011-1/+1
* soc/intel/{cnl,icl,skl}: Fix multiple whitespace issueSubrata Banik2019-10-312-2/+2
* soc/intel/{cnl,icl,skl}: Remove unused SMI opregionSubrata Banik2019-10-311-9/+0
* soc/intel/cannonlake: set FSP param to enable or skip GOPMichael Niewöhner2019-10-301-0/+6
* soc/intel/common: move common memmap functionality from skl,icl,cnl,aplMichael Niewöhner2019-10-301-24/+0
* src/soc/intel: skl,cnl,icl: remove unneeded check in cbmem_top()Michael Niewöhner2019-10-281-9/+0
* src: Remove unused '#include <cpu/cpu.h>'Elyes HAOUAS2019-10-281-1/+0
* soc/intel: common,skl,cnl,icl: drop reserved mmio memory size calculationMichael Niewöhner2019-10-261-15/+0
* soc,mb/intel: clean up remaining FSP2.0 socs/boardsMichael Niewöhner2019-10-261-1/+1
* soc/intel: Drop wrong _ADR objectsElyes HAOUAS2019-10-251-1/+0
* soc/intel/cannonlake: Fix FSP UPDs settings with disabled GBEKane Chen2019-10-221-1/+12
* Revert "soc/intel/cannonlake: Remove DMA support for PTT"Jeremy Soller2019-10-212-0/+23
* soc/intel/{cnl, icl}: Update the DCACHE_BSP_STACK_SIZE to 129KiBV Sowmya2019-10-201-2/+3
* src: Remove unused 'include <string.h>'Elyes HAOUAS2019-10-201-1/+0
* soc/intel: Replace config_of_path() with config_of_soc()Kyösti Mälkki2019-10-028-16/+16
* soc/intel: Rename <intelblocks/chip.h>Kyösti Mälkki2019-09-294-4/+4
* soc/intel/(apl,skl,cnl,common): Move mkhi_hdr structure definition to commonSridhar Siricilla2019-09-251-8/+0
* src/soc/intel/{common,cnl,skl,icl}: Move global reset req function to commonSridhar Siricilla2019-09-161-56/+1
* src/soc: Remove unused include <device/pci_ops.h>Elyes HAOUAS2019-09-151-1/+0
* soc/intel/cannonlake: Allow coreboot to reserve stack for fspBora Guvendik2019-09-131-0/+1
* soc/intel/cnl: Remove unnecessary FSP UPD “PchPwrOptEnable” usageSubrata Banik2019-09-122-4/+0
* src/soc/intel/common/block/cse: Make hfsts1 common & add helper functionsSridhar Siricilla2019-09-121-31/+7
* soc/intel/cannonlake: Add config for sata devslp pad reset configurationAamir Bohra2019-09-122-0/+15
* soc/intel/{cnl, icl}: Cache the TSEG regionSubrata Banik2019-09-121-0/+3
* intel/fsp2_0: Add help text for FSP_TEMP_RAM_SIZE KconfigSubrata Banik2019-09-111-0/+9
* soc/intel/common/block/cse: Move me_read_config32() to common codeSridhar Siricilla2019-09-111-15/+6
* soc/intel/cannonlake: Allow coreboot to handle SPI lockdownSubrata Banik2019-09-091-8/+6
* soc/intel/cannonlake: Add ability to disable Heci1Bora Guvendik2019-09-091-0/+3
* soc/intel/cannonlake: memory spd data debugEric Lai2019-09-051-0/+2
* security/intel: Add TXT infrastructurePatrick Rudolph2019-09-021-0/+4
* soc/intel: Move fill_postcar_frame to memmap.cKyösti Mälkki2019-08-282-16/+17
* soc/intel/cnl: Add CML IGD IDsMeera Ravindranath2019-08-281-0/+2
* soc/intel/{apl,cnl,dnv,icl,skl} : Use common cpu/intel/car/romstage.c codeSubrata Banik2019-08-271-0/+1
* intel/car: Use common TS_START_ROMSTAGEKyösti Mälkki2019-08-261-2/+0
* lib/bootblock: Add simplified entry with basetimeKyösti Mälkki2019-08-261-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-20 22:25:47 +0000