summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/cannonlake
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/cannonlake: Move common definitions to a header fileRizwan Qureshi2019-03-043-20/+28
* soc/intel/cnl/acpi: add ish ACPI deviceJett Rink2019-03-042-0/+25
* soc/intel/cannonlake: Fix DSDT compile remarksLijian Zhao2019-03-042-6/+3
* arch/x86/acpi: Remove obsolete acpi_gen_regaddr resv fieldElyes HAOUAS2019-03-041-1/+1
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-015-0/+5
* soc/intel/cannonlake: Add CometLake SoC supportSubrata Banik2019-02-281-0/+8
* soc/intel/cannonlake: Disable ACPI mode on BS_DEV_INIT exitFurquan Shaikh2019-02-281-4/+10
* soc/intel/cannonlake: Add PCH series check for CML LP PCHMaulik V Vaghela2019-02-281-7/+13
* soc/intel/cannonlake: Add Comet Lake U SA 2+2 Device IDSubrata Banik2019-02-281-0/+1
* soc/intel/cannonlake: Add a config for configuring SD_VDD1_PWR_EN#Rizwan Qureshi2019-02-274-2/+32
* soc/intel/cannonlake: Add ASL functions to manipulate RX/TX buffersRizwan Qureshi2019-02-273-0/+52
* soc/intel/cannonlake: Disable ACPI mode as part of pmc_soc_initFurquan Shaikh2019-02-271-2/+18
* soc/intel/cannonlake: Update GPIO definitions for Virtual GPIORizwan Qureshi2019-02-265-164/+163
* soc/intel/common: Include cometlake PCH IDsRonak Kanabar2019-02-261-0/+5
* soc/intel/common: Include cometlake SA IDsRonak Kanabar2019-02-241-0/+25
* soc/intel/common: Include cometlake CPU IDsRonak Kanabar2019-02-241-0/+4
* soc/intel/cannonlake: Make few more whitespace proper in MCH nameSubrata Banik2019-02-231-1/+1
* soc/intel/cannonlake: Add support for setting FSP-S PcieRpHotPlug from device...Jeremy Soller2019-02-222-0/+4
* soc/intel/cannonlake: Add ASL function for setting pad modeRizwan Qureshi2019-02-223-0/+26
* soc/intel/cannonlake: Add whitespace proper in CPU/MCH/IGD nameSubrata Banik2019-02-221-6/+6
* soc/intel/cannonlake: SoC specific microcode update checkRonak Kanabar2019-02-211-0/+33
* soc/intel/cannonlake: Add field to identify single channel memoryShelley Chen2019-02-212-12/+27
* src/soc/intel/cannonlake: Add PsysPmax settingGaggery Tsai2019-02-212-0/+9
* src/soc/intel/cannonlake: Add _DSM methods for LPIT tableLijian Zhao2019-02-201-0/+76
* soc/intel/common: Add whiskeylake celeron v-0 supportLijian Zhao2019-02-191-0/+1
* soc/intel: Add mem_rank info in SMBIOSFrancois Toguo2019-02-181-0/+1
* soc/intel/cannonlake: Define VR settingsRoy Mingi Park2019-02-152-1/+50
* soc/intel/cannonlake: Configure serial debug uartRonak Kanabar2019-02-131-0/+3
* soc/intel/cannonlake: Don't use CAR_GLOBALArthur Heymans2019-02-132-2/+0
* soc/intel/cannonlake: Configure GPIOs again after FSP-S is doneFurquan Shaikh2019-02-072-1/+35
* soc/intel/cannonlake: Add Whiskeylake SoC kconfigSubrata Banik2019-02-073-8/+26
* soc/intel/cannonlake: Remove SOC_INTEL_CANNONLAKE_MEMCFG_INIT KconfigSubrata Banik2019-02-042-5/+1
* soc/intel/cannonlake: Make correct C-state entries for S0ix and non-S0ixRonak Kanabar2019-01-311-2/+2
* src/soc/intel/cnl/chip.h: Fix preprocessor conditionAngel Pons2019-01-281-5/+5
* soc/intel/cannonlake: Export function to set After G3 stateDuncan Laurie2019-01-252-1/+5
* soc/intel/cannonlake: Disable CpuRatio and SaGv in recoveryDuncan Laurie2019-01-251-0/+17
* soc/intel/cannonlake: Replace device name B0D4 with TCPUSumeet Pawnikar2019-01-231-1/+1
* soc/intel/cannonlake: drop extra newlinePatrick Georgi2019-01-171-1/+0
* soc/intel/cannonlake: Change in SaGv optionsRonak Kanabar2019-01-171-1/+7
* soc/intel/cannonlake: Fix afterg3 programmingLijian Zhao2019-01-161-3/+4
* soc/intel/cannonlake: Access conf pointer only if its not nullPratik Prajapati2019-01-161-2/+2
* soc/intel/cannonlake: Add processor power limits control supportSumeet Pawnikar2019-01-164-0/+220
* buildsystem: Promote rules.h to default includeKyösti Mälkki2019-01-162-2/+0
* soc/intel/cannonlake: Provide interface to update TCC offsetJohn Su2019-01-142-0/+27
* soc/intel/cannonlake: Hook up MicrocodeLijian Zhao2019-01-122-1/+5
* soc/intel/cannonlake: complete rename of TCO2_STS_SECOND_TOPatrick Georgi2019-01-101-1/+1
* soc/intel/common/block: Move tco common functions into block/smbusSubrata Banik2019-01-105-86/+13
* Untangle CBFS microcode updatesNico Huber2019-01-101-0/+1
* soc/intel: Clean mess around UART_DEBUGNico Huber2019-01-093-24/+7
* soc/intel/cannonlake: Enable/Disable IPU based on devicetree switchV Sowmya2019-01-092-0/+9
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-05 01:28:38 +0000