summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block/cpu
Commit message (Expand)AuthorAgeFilesLines
* intel: Rename config FSP_USES_MP_SERVICES_PPI to MP_SERVICES_PPIFurquan Shaikh2021-02-061-1/+1
* intel: Drop FSP_PEIM_TO_PEIM_INTERFACEFurquan Shaikh2021-02-061-2/+1
* soc/intel/*: Get rid of custom microcode cachingPatrick Rudolph2021-02-011-15/+4
* drivers/intel/fsp2_0: Use coreboot postcar with FSP-TArthur Heymans2021-02-011-0/+4
* soc/intel/commmon: Include Alder Lake device IDsVarshit Pandya2021-01-221-0/+1
* arch/x86: Move prologue to .init sectionKyösti Mälkki2021-01-072-0/+4
* src/soc/intel: Add support for CAR_HAS_SF_MASKS and select for TGLShreesh Chhabbi2020-12-142-4/+29
* soc/intel: Remove INTEL_CAR_NEM_ENHANCED_V2 config optionShreesh Chhabbi2020-12-142-25/+2
* soc/intel/common/block/cpu/car: Fix two whitespace issuesSubrata Banik2020-12-082-2/+2
* soc/intel/common/block/cpu/car/exit_car: Fix compilation on x86_64Patrick Rudolph2020-12-011-0/+8
* soc/intel/common/block/cpu/car/cache_as_ram: Add x86_64 supportPatrick Rudolph2020-12-011-0/+11
* soc/intel/fsp-car: Use the coreboot defined stackArthur Heymans2020-11-021-1/+1
* drivers/intel/fsp2_0: Add function to report FSP-T outputArthur Heymans2020-11-021-0/+12
* soc/intel: deduplicate ACPI timer emulationMichael Niewöhner2020-10-282-0/+27
* {cpu,soc}/intel: replace AES-NI locking by common implemenation callMichael Niewöhner2020-10-211-0/+1
* soc/intel: convert XTAL frequency constant to KconfigMichael Niewöhner2020-10-211-0/+5
* soc/intel/common: add Kconfig for PM Timer emulation supportMichael Niewöhner2020-10-211-0/+8
* include/cpu/x86: introduce new helper for (un)setting MSRsMichael Niewöhner2020-10-161-1/+1
* soc/intel/common: Add config option to enable TME/MKTMEPratik Prajapati2020-09-291-0/+10
* soc/intel: rename get_prmrr_sizeMichael Niewöhner2020-09-211-1/+1
* soc/intel/common/block/sgx: make PRMRR size setting depend on SGXMichael Niewöhner2020-09-211-1/+1
* soc/intel/common/block: Do not die if PRMRR size unsupportedAngel Pons2020-09-161-3/+4
* soc/intel/common/block/cpu: Fix boot failurePatrick Rudolph2020-09-151-3/+1
* soc/intel/common/cpu: Update COS mask calculation for NEM enhanced modeAamir Bohra2020-09-142-35/+108
* soc/intel/common: Add Elkhart Lake B0 CPU IDTan, Lean Sheng2020-08-271-0/+1
* soc/intel/common/block/cpu: Refactor init_cpus functionSubrata Banik2020-08-061-7/+17
* soc/intel/common: Include Alder Lake device IDsSubrata Banik2020-08-051-1/+3
* src/soc/intel: Add include <types.h>Elyes HAOUAS2020-07-261-1/+1
* soc/intel/common: Only touch Time Window Tau bits in supported SoCsTim Wawrzynczak2020-07-031-1/+9
* soc/intel/common/cpu: Don't set any TCC settings if offset is 0Tim Wawrzynczak2020-07-011-1/+6
* soc/intel/common: add TCC activation functionalitySumeet R Pawnikar2020-06-281-0/+21
* drivers/intel/fsp2_0: decouple FSP_PEIM_TO_PEIM_INTERFACE from FSP 2.1Jonathan Zhang2020-06-251-1/+1
* arch/x86: Remove NO_FIXED_XIP_ROM_SIZEKyösti Mälkki2020-06-151-1/+0
* src: Remove unused 'include <cpu/x86/mtrr.h>'Elyes HAOUAS2020-06-063-3/+0
* soc/intel/tigerlake: Add CPU ID for TGL B0Jamie Ryu2020-06-061-0/+1
* soc/intel/common/block: Remove unused headersAngel Pons2020-06-011-4/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-116-6/+0
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-061-12/+1
* treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi2020-05-061-2/+1
* acpi: Move ACPI table support out of arch/x86 (3/5)Furquan Shaikh2020-05-021-1/+1
* src: Remove unused 'include <cpu/x86/cache.h>'Elyes HAOUAS2020-05-011-1/+0
* soc/intel/common: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-065-68/+10
* soc: Remove copyright noticesPatrick Georgi2020-03-186-8/+0
* soc/intel/cpu: Select NO_FIXED_XIP_ROM_SIZEArthur Heymans2020-03-041-0/+1
* soc/intel/common: Update Jasper Lake Device IDsMeera Ravindranath2020-02-251-0/+1
* soc/intel: Remove duplicate CPUID entrySubrata Banik2020-02-041-1/+0
* soc/intel/common: Add Elkhartlake Device IDsTan, Lean Sheng2020-01-221-0/+1
* src/soc/intel: Add Cometlake-S and CMP-H skusGaggery Tsai2019-12-021-1/+3
* soc/intel/common: Make alignment proper for commentsSubrata Banik2019-11-151-1/+1
* arch/x86/car.ld: Rename suffix _start/_endArthur Heymans2019-11-121-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-10-06 02:52:26 +0000