summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block/include/intelblocks/gpio_defs.h
Commit message (Expand)AuthorAgeFilesLines
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-061-12/+1
* treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi2020-05-061-2/+1
* intel/common: add a macro to set ownership for GPIMaxim Polyakov2020-04-171-10/+17
* soc: Remove copyright noticesPatrick Georgi2020-03-181-1/+0
* soc/intel/common: Add more GPIO definition macrosNico Huber2020-03-101-0/+10
* soc/intel/gpio_defs: add a new macro for pad configMaxim Polyakov2020-03-031-0/+5
* soc/intel/tigerlake: Add Jasper lake GPIO supportRonak Kanabar2020-03-031-0/+1
* soc/intel/common/intelblocks: Define PAD_CFG0_MODE_NF7Nick Vaccaro2019-11-221-0/+1
* soc/intel/common/intelblocks: Remove PAD_CFG_GPI_GPIO_DRIVER_SCITim Wawrzynczak2019-09-201-7/+0
* soc/intel/common: use PAD_BUF() inside PAD_CFG_* macrosMaxim Polyakov2019-08-211-26/+24
* soc/intel/common: gpio_defs: set trig to disable in PAD_NCMaxim Polyakov2019-08-211-2/+2
* soc/intel/common: gpio_defs: set trig to disable in PAD_CFG_GPO*Maxim Polyakov2019-07-211-4/+8
* soc/intel/common: add PAD_CFG_NF_BUF_TRIG macroMaxim Polyakov2019-07-211-0/+18
* soc/intel/common: Add new PAD_CFG macro.Tim Wawrzynczak2019-05-061-0/+7
* soc/intel/common: Set RX_DISABLE for pads configured as NCFurquan Shaikh2019-05-011-3/+9
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-7/+7
* soc/intel/gpio: Enable configuring GPIO debounce durationKarthikeyan Ramasubramanian2019-01-241-0/+29
* soc/intel/common/gpio_defs: Enable configuring GPIO_DW2 pad registerKarthikeyan Ramasubramanian2019-01-241-0/+13
* soc/intel/common/block/gpio: Allow GPI to be dual-routedFurquan Shaikh2018-10-231-0/+20
* soc/intel/common/block/gpio: Configure Tx Disable in IO standby for GPIsFurquan Shaikh2018-10-231-7/+7
* soc/intel/common, mb/google, mb/siemens: Use lower case x for RXDFurquan Shaikh2018-10-061-2/+2
* soc/intel/common: Add edge trigger configuartion for IOAPIC IRQ modeAamir Bohra2018-06-021-0/+3
* soc/intel/common/gpio: clean up logical to chipset mappingAaron Durbin2017-07-171-9/+5
* soc/intel/common/block/gpio: Port gpio code from Apollolake to commonHannah Williams2017-06-291-0/+338