summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block/lpc
Commit message (Expand)AuthorAgeFilesLines
* device/device.h: Rename busses for clarityArthur Heymans2024-01-311-2/+2
* device/device.h: Drop multiple linksArthur Heymans2024-01-291-5/+5
* soc/intel/common: Add lunarlake device IDsAppukuttan V K2024-01-261-0/+8
* soc/intel: Rename Makefiles from .inc to .mkMartin Roth2024-01-241-0/+0
* soc/intel: Replace number in RPL-S ESPI PCI IDs by chipset nameMichał Żygowski2023-07-121-3/+3
* soc/intel: Fix W790 chipset nameMichał Żygowski2023-07-121-1/+1
* soc/intel/common/block: Add LPC BIOS decode lockTim Chu2023-01-312-0/+12
* tree: Drop Intel Ice Lake supportFelix Singer2023-01-191-7/+0
* sb,soc/intel: Use register_new_ioapic_gsi0()Kyösti Mälkki2022-11-101-1/+1
* soc: Add SPDX license headers to MakefilesMartin Roth2022-10-311-0/+1
* treewide: use predicates to check for enabled pci devicesFabio Aiuto2022-10-061-1/+1
* soc/intel/skylake: Assign device ops in chipset devicetreeNico Huber2022-09-151-35/+2
* Fix Alder Lake and Raptor Lake Device ID'sMaximilian Brune2022-08-121-44/+41
* Add missing ADL-S device identificationMaximilian Brune2022-08-121-0/+3
* soc/intel/lpc: Set up default LPC decode rangesArthur Heymans2022-06-122-0/+82
* soc/intel: Add Raptor Lake device IDsBora Guvendik2022-05-161-4/+32
* soc/intel/cmn/lpc: Add APIs to enable/disable LPC write protect (WP)Subrata Banik2022-04-212-0/+26
* soc/intel/cmn/{block, pch}: Migrate GPMR driverSubrata Banik2022-04-201-5/+6
* soc/intel/cmn/lpc: Fix typo from FAST_SPIBAR to LPCSubrata Banik2022-04-191-1/+1
* soc/intel/cmn/{block, pch}: Rename configs from `DMI` to `GPMR`Subrata Banik2022-04-142-8/+8
* soc/intel/common: register generic LPC resourcesMichael Niewöhner2022-04-121-0/+32
* soc/intel/common: Include Meteor Lake device IDsWonkyu Kim2022-03-091-0/+8
* src: Make PCI ID define names shorterFelix Singer2022-03-071-239/+239
* soc/intel/common: Re-use Alder Lake-M device IDs for Alder Lake-NUsha P2022-02-111-31/+31
* sb,soc/intel: Replace set_ioapic_id() with setup_ioapic()Kyösti Mälkki2021-10-221-1/+1
* sb,soc/intel: Set IOAPIC max entries before APIC IDKyösti Mälkki2021-10-221-2/+2
* sb,soc/intel: Set IOAPIC redirection entry countKyösti Mälkki2021-10-221-10/+4
* soc/intel/common: Add TGL-H PCI IDsJeremy Soller2021-08-191-0/+9
* southbridge/intel/common: Move invalid PIRQ value to 0Tim Wawrzynczak2021-06-291-8/+8
* arch/x86/ioapic: Drop irq_on_fsb as a configurable itemKyösti Mälkki2021-06-161-6/+0
* soc/intel/common: Add function to lpc_lib to return PIRQ routingTim Wawrzynczak2021-05-211-11/+18
* soc/intel: Add Z370, H310C and B365 device IDsAngel Pons2021-04-281-0/+3
* soc/intel: Add Kaby Lake PCH-U base device IDAngel Pons2021-04-281-0/+1
* soc/intel: Rename 200-series PCH device IDsAngel Pons2021-04-281-8/+8
* soc/intel/alderlake: Add LPC and IGD device Ids for Alderlake MMaulik V Vaghela2021-04-061-0/+1
* soc/intel/common/block: Add PCI IDs for EmmitsBurg PCHJonathan Zhang2021-03-111-0/+1
* soc/amd,intel: Drop leftover GNVS includesKyösti Mälkki2021-01-301-1/+0
* soc/intel/{skl,cnl,xsp,icl,tgl,ehl,adl,jsl}: use common LPC mirroringMichael Niewöhner2021-01-251-1/+0
* soc/intel/lpc_lib: mirror LPC registers to DMI when requiredMichael Niewöhner2021-01-253-6/+29
* soc/intel/lpc_lib: drop dead codeMichael Niewöhner2021-01-241-8/+0
* soc/intel/commmon: Include Alder Lake device IDsVarshit Pandya2021-01-221-0/+32
* soc/intel/*: drop broken LPC mmio codeMichael Niewöhner2021-01-202-30/+0
* ACPI: Have single call-site for acpi_inject_nvsa()Kyösti Mälkki2021-01-131-1/+0
* soc/intel/alderlake: Add PCH ID 0x5182Subrata Banik2021-01-121-1/+2
* soc/intel: Drop `dev` parameter from soc_get_gen_io_dec_range()Furquan Shaikh2021-01-081-7/+1
* intel/common/block/lpc: Add new device IDs for Emmitsburg PCHJonathan Zhang2020-12-141-0/+1
* soc/intel/common/block/lpc: Move southbridge_write_acpi_tables declarationMarc Jones2020-12-111-1/+0
* soc/intel/alderlake: Add PCH ID 0x5181Subrata Banik2020-11-121-0/+1
* soc/intel: Move pch_misc_init() to common codeSubrata Banik2020-10-031-0/+18
* soc/intel: Move soc_pch_pirq_init() to common codeSubrata Banik2020-10-031-1/+70
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-15 19:38:48 +0000