summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block/systemagent
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/common: Add ADL_N ID 5 0x4618Sean Rhodes2024-02-191-0/+1
* soc: Add SPDX license headers to Kconfig filesMartin Roth2024-02-181-0/+2
* intelblocks/systemagent: Add missing N6005 Jasper Lake SKU to PCI ID listMichał Żygowski2024-02-171-0/+1
* soc/intel/cmn/sa: Add APIs into System Agent (SA) common codeSubrata Banik2024-02-132-0/+87
* soc/intel/cmn/sa: Refactor SA common codeSubrata Banik2024-02-121-2/+0
* soc/intel/common: Add lunarlake device IDsAppukuttan V K2024-01-261-0/+1
* soc/intel: Rename Makefiles from .inc to .mkMartin Roth2024-01-241-0/+0
* x86: Separate CPU and SoC physical address sizeJeremy Compostella2023-12-221-1/+1
* Allow to build romstage sources inside the bootblockArthur Heymans2023-11-091-1/+1
* soc/intel/adl: Add Raptor Lake-HX definitionsTim Crawford2023-07-141-0/+8
* soc/intel/alderlake: Add support for Raptor Lake S CPUsMax Fritz2023-07-121-0/+5
* soc/intel/common: Use newer function for resource declarationsArthur Heymans2023-07-121-2/+2
* device/pci: Limit default domain memory windowNico Huber2023-06-011-0/+3
* soc/intel: Rename IA common code module from `TOM` to `RAMTOP`Subrata Banik2023-03-231-4/+4
* soc/intel/cmn/sa: Store TOM into the CMOSSubrata Banik2023-03-132-0/+9
* soc/intel/{common, meteorlake}: Add support for new MCHSridhar Siricilla2023-02-101-0/+1
* tree: Drop Intel Ice Lake supportFelix Singer2023-01-191-4/+0
* soc/intel/alderlake: Add Raptor Lake device IDsMarx Wang2022-12-221-0/+1
* soc/intel/common/block: Use readXXp/writeXXp()Elyes Haouas2022-12-061-2/+2
* soc/intel/meteorlake: Add Meteor Lake MCH device IDSridhar Siricilla2022-11-181-0/+1
* soc: Add SPDX license headers to MakefilesMartin Roth2022-10-311-0/+1
* Revert "soc/intel/systemagent.c: Fix memory type reporting"Arthur Heymans2022-10-271-2/+5
* soc/intel/alderlake: Add Raptor Lake device IDsLawrence Chang2022-10-251-0/+1
* soc/intel/common: Clean up includesElyes Haouas2022-10-251-0/+1
* soc/intel/systemagent: Rewrite using new resource APIArthur Heymans2022-10-221-14/+5
* soc/intel/systemagent.c: Fix memory type reportingArthur Heymans2022-10-221-1/+1
* soc/common/lockdown: Guard sa_lock_pamSean Rhodes2022-09-222-1/+7
* common/block/fast_spi: Add extended BIOS window as reserved regionWerner Zeh2022-09-221-5/+0
* soc/intel/skylake: Assign device ops in chipset devicetreeNico Huber2022-09-151-16/+1
* intel/systemagent: Align debug outputNico Huber2022-08-211-1/+2
* nb,soc/intel: Handle upper RAM boundaryKyösti Mälkki2022-07-051-6/+2
* soc/intel: Add Raptor Lake device IDszhixingma2022-06-281-0/+1
* soc/intel: Add Meteor Lake SA device IDSubrata Banik2022-06-221-0/+1
* device/resource: Add _kb postfix for resource allocatorsKyösti Mälkki2022-06-221-9/+9
* soc/intel/common: support for configurable memory regions claimed by SAEran Mitrani2022-06-152-11/+15
* arch/x86/acpi_bert_storage.c: Use a common implementationArthur Heymans2022-05-252-11/+8
* soc/intel: Add Raptor Lake device IDsBora Guvendik2022-05-161-0/+2
* soc/intel/*: Use SSDT to pass A4GB and A4GSArthur Heymans2022-05-161-12/+21
* soc/intel/cmn/sa: Introduce `PCIEXBAR_PCIEXBAREN` macroWonkyu Kim2022-04-281-3/+5
* soc/intel/common: Include Meteor Lake device IDsWonkyu Kim2022-03-091-0/+3
* src: Make PCI ID define names shorterFelix Singer2022-03-071-114/+114
* soc/intel/common: Include Alder Lake-N device IDsUsha P2022-01-251-0/+2
* soc/intel/{adl,common}: Support alderlake host device id 0x4619Kane Chen2022-01-181-0/+1
* soc/intel/common: Include Alder Lake-N device IDsUsha P2021-11-291-0/+2
* soc/intel/elkhartlake: Update SA DIDs TableRick Lee2021-11-251-0/+2
* Rename ECAM-specific MMCONF KconfigsShelley Chen2021-11-102-4/+4
* soc/intel/common/block: Add PAM locking functionTim Wawrzynczak2021-08-262-0/+12
* soc/intel/adl: Update PCI ID for ADL-M SKUSumeet Pawnikar2021-08-201-1/+1
* soc/intel/common: Add TGL-H PCI IDsJeremy Soller2021-08-191-0/+2
* soc/intel/elkhartlake: Update SA & IGD DIDs TableTan, Lean Sheng2021-05-261-1/+5
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-18 12:53:58 +0000