summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/common/block/i2c: Set controller state to active in i2c initAamir Bohra2019-07-161-0/+6
* soc/intel/common/block/lpss: Add provision to set controller power stateAamir Bohra2019-07-162-0/+28
* soc/intel/common: Add Coffee Lake H 6+2 Xeon graphics idNico Huber2019-07-121-0/+1
* soc/intel/common: Add CM246 LPC device idNico Huber2019-07-121-0/+1
* soc/intel/intelblocks/gpio: Always expose GPIO PM constantsTim Wawrzynczak2019-07-111-3/+3
* soc/intel/common: Check bios_size and window_size after MIN operationJohn Zhao2019-07-112-2/+2
* soc/intel/common/timer: Move USE_LEGACY_8254_TIMER into common/block/timerSubrata Banik2019-07-111-0/+10
* soc/intel/block/cpu: remove unused USE_COREBOOT_NATIVE_MP_INITArthur Heymans2019-07-101-12/+1
* drivers/intel: Move FSP stage_cache implementation into common blockSubrata Banik2019-07-091-0/+13
* soc/intel/common/block/sata: Convert DWORD width Read/Write to BYTE widthSubrata Banik2019-07-061-4/+4
* Replace ENV_RAMSTAGE with ENV_PAYLOAD_LOADERSubrata Banik2019-06-243-3/+3
* soc/intel/common/block/pcr: Remove unneded 'else'Elyes HAOUAS2019-06-211-4/+3
* soc/intel/common: Fix booting issue without default IGD enabledSubrata Banik2019-06-161-9/+21
* soc/intel/{cml, whl}: Add option to skip HECI disable in SMMSubrata Banik2019-06-131-0/+8
* soc/intel/icelake: Replace PCI device LPC to ESPI as per EDSSubrata Banik2019-06-131-7/+7
* soc/intel/common: Skip SoC GT programming based on CONFIG_SKIP_GRAPHICS_ENABLINGSubrata Banik2019-06-091-0/+8
* src/soc/intel/skylake/bootblock: Add SPT C236 to PCH TableChristian Walter2019-06-081-1/+1
* soc/intel: Add some missing MCH PCIe IDsKeno Fischer2019-06-071-0/+3
* soc/intel: Replace UART_BASE() and friends with a KconfigNico Huber2019-06-031-5/+4
* src/soc/intel/common/block/sgx: Add missing new linesChristian Walter2019-06-031-2/+2
* soc/intel/common/uart: Correctly guard uart_platform_base()Nico Huber2019-06-031-1/+1
* soc/intel/common/uart: Only return valid UART baseNico Huber2019-06-031-2/+3
* soc/intel/common/uart: Drop dead call to soc_uart_set_legacy_mode()Nico Huber2019-06-032-10/+0
* soc/intel/common/lpss: Drop now unused lpss_clk_read()Nico Huber2019-06-032-12/+0
* soc/intel/common/mmc: Replace IS_ENABLED() with CONFIG()Nico Huber2019-06-031-1/+1
* soc/intel/common/block/gpio: Fix the mask for gpio_pm_configureFurquan Shaikh2019-05-301-1/+1
* soc/intel/common: Check bios_size and window_size after MIN operationJohn Zhao2019-05-292-3/+5
* soc/intel/common: Set GSPI clock value to prevent division by zeroJohn Zhao2019-05-291-2/+4
* soc/intel/common/pmc: Don't use CAR_GLOBALArthur Heymans2019-05-291-6/+3
* soc/intel/common/cse: Don't use CAR_GLOBALArthur Heymans2019-05-291-13/+9
* soc/intel/common/cse: Declare g_cse staticallyArthur Heymans2019-05-291-1/+1
* soc/intel/common/gspi: Don't use CAR_GLOBALArthur Heymans2019-05-291-7/+4
* Clean up unused arch/early_variables.h headerArthur Heymans2019-05-292-2/+0
* src/include/device/pci_ids.h: Add Kabylake C236 DeviceChristian Walter2019-05-281-0/+1
* soc/intel/skylake: Add PCI Id for Kabylake DTChristian Walter2019-05-231-0/+1
* intel/common/block/scs: Add ability to send early CMD0, CMD1Bora Guvendik2019-05-234-0/+257
* post_code: add post code for hardware initialization failureKeith Short2019-05-223-7/+14
* soc/intel: Remove unused pointer argument in mca_configure()Subrata Banik2019-05-212-2/+2
* soc/intel/common/block/gpio: Add gpio_pm_configure() functionSubrata Banik2019-05-202-0/+38
* soc/intel: Geminilake Refresh feature request supportJohn Zhao2019-05-132-0/+2
* Change the guard for bootblock_systemagent_early_init to ENV_BOOTBLOCKRonald G. Minnich2019-05-091-1/+1
* soc/skylake: Add missing PCH IDsMarius Genheimer2019-05-061-0/+5
* soc/intel/common: Add new PAD_CFG macro.Tim Wawrzynczak2019-05-061-0/+7
* soc/intel/common: Set RX_DISABLE for pads configured as NCFurquan Shaikh2019-05-011-3/+9
* Revert "soc/intel/common/block: add VMX support"Nico Huber2019-04-294-110/+0
* soc/intel/common: Add support to clear GPI IS & IE registersKarthikeyan Ramasubramanian2019-04-292-0/+33
* soc/intel: Add GPI interrupt config register offset infoKarthikeyan Ramasubramanian2019-04-291-2/+4
* src: include <assert.h> when appropriateElyes HAOUAS2019-04-232-2/+0
* src: Add missing include 'console.h'Elyes HAOUAS2019-04-233-0/+4
* cpu/x86: Move checking for MTRR's as a proxy for proper CPU resetArthur Heymans2019-04-212-15/+3
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-09 21:04:16 +0000