summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/denverton_ns/romstage.c
Commit message (Expand)AuthorAgeFilesLines
* src: Remove unused 'include <cbmem.h>'Elyes HAOUAS2020-07-261-1/+0
* src: Remove unused 'include <cpu/x86/mtrr.h>'Elyes HAOUAS2020-06-061-1/+0
* src: Remove unused '#include <cpu/x86/smm.h>'Elyes HAOUAS2020-06-061-1/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* soc/intel/denverton_ns: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-061-13/+2
* soc: Remove copyright noticesPatrick Georgi2020-03-181-2/+0
* soc/intel: Move fill_postcar_frame to memmap.cKyösti Mälkki2019-08-281-26/+0
* soc/intel: Use common romstage codeKyösti Mälkki2019-08-261-22/+10
* arch/x86: Add <arch/romstage.h>Kyösti Mälkki2019-08-221-0/+1
* arch/x86: Change smm_subregion() prototypeKyösti Mälkki2019-08-081-4/+2
* cpu/x86/smm: Promote smm_subregion()Kyösti Mälkki2019-08-071-1/+1
* soc,southbridge/intel: Avoid preprocessor with HAVE_SMI_HANDLERKyösti Mälkki2019-07-131-8/+5
* arch/x86: Adjust size of postcar stackKyösti Mälkki2019-07-041-1/+2
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-5/+5
* device/mmio.h: Add include file for MMIO opsKyösti Mälkki2019-03-041-0/+1
* arch/io.h: Add missing includesKyösti Mälkki2019-03-041-0/+1
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* soc/intel: Fix bad uses of __SIMPLE_DEVICE__Kyösti Mälkki2019-01-031-8/+0
* intel: Use CF9 reset (part 2)Patrick Rudolph2018-10-221-2/+2
* Move compiler.h to commonlibNico Huber2018-10-081-1/+0
* src: Get rid of device_tElyes HAOUAS2018-06-141-2/+10
* soc/{amd,intel}: Use postcar_frame_add_romcache()Nico Huber2018-06-041-3/+2
* soc/{amd,intel}: Use CACHE_ROM_(BASE|SIZE)Nico Huber2018-05-311-1/+1
* soc/intel/denverton_ns: Fill dimm info for SMBIOS table 17Julien Viard de Galbert2018-05-081-57/+5
* compiler.h: add __weak macroAaron Durbin2018-04-241-2/+3
* drivers/intel/fsp2_0: Remove fsp_find_smbios_memory_info() from FSP2.0 driverSubrata Banik2018-02-091-40/+51
* soc/intel/denverton_ns: re-factor HSIO configurationJulien Viard de Galbert2017-11-071-14/+2
* soc/intel/denverton_ns: Add support for Intel Atom C3000 SoCMariusz Szafranski2017-09-051-0/+295
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-28 14:29:23 +0000