summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/fsp_baytrail/cpu.c
Commit message (Expand)AuthorAgeFilesLines
* intel/fsp1_0,baytrail,rangeley: Tidy up use of preprocessorKyösti Mälkki2019-08-211-0/+1
* soc/intel: Rename some SMM support functionsKyösti Mälkki2019-08-151-3/+4
* cpu/x86: Separate save_state struct headersKyösti Mälkki2019-08-131-0/+1
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-1/+1
* src: Fix MSR_PKG_CST_CONFIG_CONTROL register nameElyes HAOUAS2018-10-051-1/+1
* cpu/x86/mtrr.h: Rename MSR SMRR_PHYS_x to IA32_SMRR_PHYSxArthur Heymans2018-07-241-2/+2
* soc/intel/fsp_baytrail: Get rid of device_tElyes HAOUAS2018-06-041-2/+2
* Constify struct cpu_device_id instancesJonathan Neuschäfer2017-11-231-1/+1
* cpu/x86/mp_init: remove adjust_cpu_apic_entry()Aaron Durbin2017-09-111-7/+0
* src/soc: Capitalize CPU, ACPI, RAM and ROMElyes HAOUAS2016-07-311-1/+1
* soc/intel/fsp_baytrail: convert to using common MP and SMM initAaron Durbin2016-05-041-154/+60
* cpu/x86/mp_init: remove unused callback argumentsAaron Durbin2016-05-021-8/+8
* intel/fsp_baytrail: change indent to use tabsBen Gardner2015-12-161-6/+6
* intel/fsp_baytrail: rename include folder baytrail to include/socBen Gardner2015-12-161-4/+4
* Remove #ifdef checks on Kconfig symbolsMartin Roth2015-12-061-6/+0
* intel/fsp_baytrail: Load APs microcode in baytrail_init_cpusYork Yang2015-11-161-2/+2
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* cpu/mtrr.h: Fix macro names for MTRR registersAlexandru Gagniuc2015-10-151-3/+3
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* intel/fsp_baytrail: add new CPUID for Baytrail I step D0Herve ELter2014-11-241-0/+1
* intel/fsp_baytrail: Fix SMM/SMIKayalvizhi Dhandapani2014-10-091-2/+8
* fsp_baytrail: Add the FSP version of Intel's Bay Trail-I chipMartin Roth2014-05-291-0/+278
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-04 09:02:23 +0000