| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | soc/intel/jasperlake: Set GPE_STS and GPE_EN register bases | Jonathon Hall | 2023-09-27 | 1 | -0/+2 |
| * | soc/intel: Remove unused <stddef.h> | Elyes Haouas | 2023-01-20 | 1 | -3/+0 |
| * | soc/intel/{xeon-sp,icl,tgl,jsl,ehl}: add NMI_{EN,STS} registers | Michael Niewöhner | 2021-09-23 | 1 | -0/+2 |
| * | soc/intel/jasperlake: Add offsets for pad locking | Aseda Aboagye | 2021-06-19 | 1 | -0/+1 |
| * | src/soc/intel: Drop unneeded empty lines | Elyes HAOUAS | 2020-09-21 | 1 | -1/+0 |
| * | treewide: Remove "this file is part of" lines | Patrick Georgi | 2020-05-11 | 1 | -1/+0 |
| * | soc/intel/jasperlake: Use SPDX for GPL-2.0-only files | Angel Pons | 2020-04-06 | 1 | -13/+2 |
| * | soc/intel/jasperlake: Remove Tiger Lake SoC code from Jasper Lake | Aamir Bohra | 2020-03-28 | 1 | -6/+255 |
| * | soc/intel/jasperlake: Add Jasper Lake SoC support | Aamir Bohra | 2020-03-28 | 1 | -0/+23 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |