summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/jasperlake/romstage
Commit message (Expand)AuthorAgeFilesLines
* soc/intel: Rename heci_init to cse_initSubrata Banik2022-06-041-1/+1
* soc/intel: Remove unused <string.h>Elyes HAOUAS2022-01-051-1/+0
* soc/intel/{ehl,jsl}: make use of Kconfig options for PRMRR sizeMichael Niewöhner2021-09-171-1/+2
* soc/intel/jasperlake: add pcie modphy settingsJamie Chen2021-07-281-0/+34
* soc/intel/jasperlake: Make use of FSP_ARRAY_LOAD macroLean Sheng Tan2021-06-181-23/+5
* soc/intel/jasperlake: Make use of is_devfn_enabled() functionSubrata Banik2021-06-161-9/+4
* soc/intel: Hook up `SOC_INTEL_DISABLE_IGD` to `InternalGfx` UPDAngel Pons2021-04-081-1/+1
* soc/intel: Drop `romstage_pch_init()` functionAngel Pons2021-03-013-13/+3
* soc/intel/jasperlake: Enables CSE Lite driver for JSL platform in the romstageSridhar Siricilla2020-12-141-1/+11
* soc/intel/jasperlake: Enable VT-d and generate DMAR TableMeera Ravindranath2020-11-271-0/+13
* soc/intel/jasperlake: Set the GpioOverride configurationRonak Kanabar2020-11-021-0/+7
* soc/intel: remove duplicate weak versions of mainboard_get_dram_part_num()Nick Vaccaro2020-10-051-6/+0
* mb, soc: change mainboard_get_dram_part_num() prototypeNick Vaccaro2020-10-051-5/+8
* soc/intel/jasperlake: Configure IPU based on devicetreeMaulik V Vaghela2020-08-181-1/+4
* soc/intel/jasperlake: Simplify is-device-enabled checksFelix Singer2020-07-281-15/+11
* soc/intel/jasperlakelake: Rename pch_init() codeUsha P2020-07-262-2/+2
* soc/intel/jasperlake: Add the SkipCpuReplacementCheck configurationV Sowmya2020-07-231-0/+3
* soc/intel/jasperlake: Move tco_configure to bootblockTim Wawrzynczak2020-07-221-4/+0
* soc/intel/jasperlake: set SerialIoUartDebugMode to skip Uart InitMaulik V Vaghela2020-07-061-0/+1
* src: Remove leading blank lines from SPDX headerElyes HAOUAS2020-05-181-3/+0
* soc/intel/jasperlake: Remove deprecated UPDsRonak Kanabar2020-05-121-2/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-115-5/+0
* src/: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-091-9/+1
* soc/intel/{jsl,tgl}: Rename PcdDebugInterfaceFlags macros for better understa...Subrata Banik2020-05-011-1/+1
* soc/intel/jasperlake: fix args of dimm_info_fill() for dram_part_numMarco Chen2020-05-011-2/+2
* soc/intel/jasperlake: Allow mainboard to override DRAM part numberMarco Chen2020-04-141-0/+21
* soc/intel/jasperlake: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-064-52/+8
* soc/intel/{tgl,jsl}: Use soc/intel/jasperlake for Jasper Lake SoCAamir Bohra2020-04-011-1/+1
* soc/intel/jasperlake: Remove Tiger Lake SoC code from Jasper LakeAamir Bohra2020-03-284-219/+4
* soc/intel/jasperlake: Add Jasper Lake SoC supportAamir Bohra2020-03-286-0/+580
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-02 04:12:43 +0000