summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/meteorlake/cpu.c
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/mtl: Skip RW CBFS ucode update if RO is lockedSubrata Banik2024-02-181-0/+22
* soc/intel/mtl: Adaptively disable 3-strike error for QS siliconSubrata Banik2023-12-181-1/+4
* soc/intel/meteorlake: Perform feature control lockSubrata Banik2023-04-061-0/+3
* soc/intel/meteorlake: Enable VMX using coreboot CPU feature programSubrata Banik2023-04-061-0/+3
* soc/intel/meteorlake: Set AES-NI LockSubrata Banik2023-04-061-0/+2
* soc/intel/meteorlake: Disable 3-strike errorSubrata Banik2023-04-061-0/+5
* soc/intel/meteorlake: Set Power Performance Platform OverrideSubrata Banik2023-04-021-1/+2
* soc/intel/meteorlake: Add EPP override supportSubrata Banik2023-04-021-1/+20
* soc/intel/meteorlake: Enable 'struct cpu_info' update for MTLSridhar Siricilla2023-04-011-0/+3
* soc/intel: Use common codeflow for MP initArthur Heymans2023-02-231-1/+1
* soc/intel: Add Kconfigs to define scaling factor for coresSridhar Siricilla2023-01-101-6/+0
* soc/intel/: Rename small and big cores referencesSridhar Siricilla2023-01-061-3/+3
* soc/intel/meteorlake: Update scaling factor MTL big coreSridhar Siricilla2022-12-221-1/+1
* soc/intel/meteorlake: Implement SoC override to set CPU privilege levelSubrata Banik2022-12-081-0/+9
* soc/intel: Include <cpu/cpu.h> instead of <arch/cpu.h>Elyes Haouas2022-11-041-7/+7
* soc/intel/mtl: Activate TME on all CPUsTarun Tuli2022-08-261-0/+3
* soc/intel/meteorlake: Enable `DEFAULT_X2APIC_LATE_WORKAROUND`Subrata Banik2022-07-181-0/+10
* soc/intel/mtl: Do initial Meteor Lake SoC commit till ramstageRavi Sarawadi2022-06-291-0/+161
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-18 14:23:43 +0000