summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/quark/romstage/romstage.c
Commit message (Expand)AuthorAgeFilesLines
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* soc/intel/quark: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-061-13/+2
* soc: Remove copyright noticesPatrick Georgi2020-03-181-2/+0
* soc/intel/quark: Don't use CAR_GLOBALArthur Heymans2019-05-291-1/+0
* {mb/cubieboard,soc/intel/quark}: Remove define __SIMPLE_DEVICE__Elyes HAOUAS2018-11-291-1/+0
* soc/intel/quark: Read the rmu.bin file from read-only regionLee Leahy2017-03-151-0/+30
* soc/intel/quark: Clean up debug output levelsLee Leahy2016-08-051-5/+0
* soc/intel/quark: Prepare for FSP2.0 supportLee Leahy2016-08-031-219/+8
* soc/intel/quark: Fix car_stage_entry routine name.Lee Leahy2016-08-011-1/+1
* soc/intel/quark: use common Intel ACPI hardware definitionsAaron Durbin2016-07-151-2/+2
* soc/intel/quark: Pass in the memory initialization parametersLee Leahy2016-07-081-8/+93
* soc/intel/quark: Remove use of PDAT.bin fileLee Leahy2016-07-081-11/+0
* soc/intel/quark: Add C bootblockLee Leahy2016-06-121-0/+28
* soc/intel/quark: Pass serial port address to FSPLee Leahy2016-06-091-5/+18
* quark: Enable HSUART0 as consoleLee Leahy2016-05-311-5/+7
* soc/intel/quark: Move UART init into romstage.cLee Leahy2016-05-311-2/+8
* soc/intel/quark: Set temporary I2C base addressLee Leahy2016-05-311-1/+2
* soc/intel/quark: Clear SMI interrupts and wake eventsLee Leahy2016-05-311-0/+19
* soc/intel/quark: Add PCIe reset supportLee Leahy2016-05-311-0/+3
* soc/intel/quark: Perform GPIO initializationLee Leahy2016-05-171-0/+21
* soc/intel/quark: Remove UPD parametersLee Leahy2016-05-021-16/+0
* soc/intel/quark: Disable the ROM shadowLee Leahy2016-03-211-0/+25
* soc/intel/quark: Set the UPD values for MemoryInitLee Leahy2016-03-081-0/+54
* soc/intel/quark: Split out MTRR supportLee Leahy2016-03-071-181/+0
* soc/intel/quark: Report CPU infoLee Leahy2016-02-101-0/+5
* soc/intel/quark: MTRR supportLee Leahy2016-02-101-0/+184
* soc/intel/quark: FSP MemoryInit SupportLee Leahy2016-02-101-0/+14
* soc/intel/quark: Enable Serial PortLee Leahy2016-02-091-0/+27
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-15 12:40:18 +0000