index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
skylake
/
acpi
/
dptf
/
thermal.asl
Commit message (
Expand
)
Author
Age
Files
Lines
*
soc/intel/skylake: Convert to ASL 2.0 syntax
Elyes HAOUAS
2021-02-10
1
-9
/
+9
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
soc/intel/skylake: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-06
1
-13
/
+2
*
soc: Remove copyright notices
Patrick Georgi
2020-03-18
1
-2
/
+0
*
soc/intel/{skylake,common}/acpi/dptf/thermal.asl: Prevent iasl remarks
Wim Vervoorn
2020-01-18
1
-8
/
+10
*
src: Conditionally include TEVT
Frans Hendriks
2019-12-17
1
-0
/
+3
*
soc/intel/skylake/acpi/dptf: Disable DTRP when no DPTF_TSRX_SENSOR_ID is defined
Wim Vervoorn
2019-11-15
1
-0
/
+2
*
soc/intel/skylake/acpi/dptf: Add support for Multi-DPTF Profile
Karthikeyan Ramasubramanian
2018-11-15
1
-1
/
+1
*
ec/google/chromeec/acpi: Rename EC_ENABLE_TABLET_EVENT config
Karthikeyan Ramasubramanian
2018-11-15
1
-2
/
+2
*
src: Use tabs for indentation
Elyes HAOUAS
2018-10-08
1
-20
/
+20
*
soc/intel/skylake: check DPTF_TSR1_ACTIVE_AC* in _ACx methods
John Su
2018-05-15
1
-0
/
+33
*
chromeec platforms: Update ACPI thermal event handler call
Martin Roth
2018-05-01
1
-0
/
+1
*
soc/intel/skylake: check DPTF_TSR0_ACTIVE_AC* in _ACx methods
Frank Wu
2018-04-17
1
-6
/
+14
*
soc/intel/skylake: Add support for mode-aware DPTF
Furquan Shaikh
2018-01-30
1
-8
/
+75
*
soc/intel/skylake: Add _ACx methods for TSR0 sensor for fan control
Sumeet Pawnikar
2016-11-07
1
-0
/
+37
*
soc/intel/skylake: Avoid use of variable Local0 in TEVT in thermal.asl
Naresh G Solanki
2016-11-07
1
-5
/
+4
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
skylake: dptf: Add TSR3 thermal sensor and CPU code cleanup
Duncan Laurie
2015-09-09
1
-0
/
+64
*
intel/skylake: Add support for DPTF
Shilpa Sreeramalu
2015-08-29
1
-0
/
+223