summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/skylake/bootblock/report_platform.c
Commit message (Expand)AuthorAgeFilesLines
* soc/intel: Include <cpu/cpu.h> instead of <arch/cpu.h>Elyes Haouas2022-11-041-2/+2
* src: Make PCI ID define names shorterFelix Singer2022-03-071-79/+79
* soc/intel/skylake: Make use of `cpu/intel/cpu_ids.h'Subrata Banik2021-07-171-1/+1
* soc/intel: Add Z370, H310C and B365 device IDsAngel Pons2021-04-281-0/+3
* soc/intel: Add Kaby Lake PCH-U base device IDAngel Pons2021-04-281-0/+1
* soc/intel/skylake: Shorten report_platform PCH-H namesAngel Pons2021-04-281-19/+19
* soc/intel: Rename 200-series PCH device IDsAngel Pons2021-04-281-8/+8
* soc/intel/skylake: Drop Lewisburg PCHs from report_platformAngel Pons2021-04-281-13/+0
* skylake,fsp1_1: Delete dead `report_memory_config()` functionAngel Pons2021-03-011-41/+0
* {nb,soc}/intel: Use get_current_microcode_rev() for ucode versionSubrata Banik2020-08-051-7/+2
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* soc/intel/skylake: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-061-13/+2
* soc: Remove copyright noticesPatrick Georgi2020-03-181-2/+0
* src: Remove unused include <string.h>Elyes HAOUAS2019-12-261-1/+0
* soc/intel/skylake: Clean up report_cpu_info() functionUsha P2019-11-271-20/+4
* src/pci_ids: add missing Intel Kaby Lake iGPU PCIIDsMaxim Polyakov2019-10-041-6/+16
* src/pci_ids: add missing Intel Skylake iGPU PCIIDsMaxim Polyakov2019-10-041-2/+10
* pci_ids: rename PCI_DEVICE_ID_INTEL_SKL_ID_HMaxim Polyakov2019-09-301-1/+1
* soc/intel/skylake: Add Lewisburg family PCH supportMaxim Polyakov2019-09-061-0/+13
* soc/intel/skylake: Remove duplicated PCI IdMaxim Polyakov2019-08-301-2/+1
* soc/intel/skl: Add C232 chipset and reorder IDsFelix Singer2019-07-311-2/+3
* src/soc/intel/skylake/bootblock: Add SPT C236 to PCH TableChristian Walter2019-06-081-0/+1
* soc/intel: Add some missing MCH PCIe IDsKeno Fischer2019-06-071-0/+3
* soc/intel/skylake: Add PCI Id for Kabylake DTChristian Walter2019-05-231-0/+1
* soc/skylake: Add missing PCH IDsMarius Genheimer2019-05-061-0/+5
* soc/intel/skylake: Add H110 PCH seriesMaxim Polyakov2019-03-061-0/+1
* soc/intel/skylake: Add new Northbridge and IGD IDsMaxim Polyakov2019-03-061-0/+2
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-041-1/+0
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-011-0/+1
* cpuid: Add helper function for cpuid(1) functionsSubrata Banik2018-12-131-7/+8
* soc/intel/skylake: Add PCH sku id's supported for KBLPraveen hodagatta pranesh2018-11-081-0/+3
* src: Replace MSR addresses with macrosElyes HAOUAS2018-10-111-2/+2
* src/soc/intel: Add AML IGD in platform reportingGaggery Tsai2018-08-061-0/+1
* src/soc: Use "foo *bar" instead of "foo* bar"Elyes HAOUAS2018-07-091-1/+1
* src: Get rid of device_tElyes HAOUAS2018-06-141-5/+5
* soc/intel: Add KBL-S MCH and some KBL PCH supportGaggery Tsai2018-03-261-0/+5
* soc/intel/skylake: Add Kabylake PCH H device ID'sV Sowmya2018-02-071-0/+3
* soc/intel/skylake: Clean up the skylake PCH H device ID macrosV Sowmya2018-01-251-3/+3
* soc/intel/skylake: Clean up bootblock/report_platform.cSubrata Banik2017-12-081-6/+19
* soc/intel/skylake: add Kabylake Celeron base SKUGaggery Tsai2017-09-221-0/+2
* soc/intel/skylake: Use CPU MP Init Common codeBarnali Sarkar2017-06-231-0/+1
* soc/intel/skylake: Use PCI IDs from device/pci_ids.hSubrata Banik2017-06-061-38/+43
* soc/intel/skylake: Add ID's for Kabylake-RNaresh G Solanki2017-04-241-0/+3
* soc/intel/skylake: Fix remaining issues detected by checkpatchLee Leahy2017-03-171-1/+1
* soc/intel/skylake: Add CPU, PCH, MCH, IGD, XHCI and UART IDs for SKL/KBL HALO...Sooi, Li Cheng2017-02-161-0/+13
* soc/intel/skylake: Add device id for PCH-YNaresh G Solanki2016-11-071-6/+7
* soc/intel/skylake: Include Kabylake specific IGD Device IDsBarnali Sarkar2016-08-301-0/+3
* soc/intel/skylake: Move bootblock specific code from skylake/romstageNaresh G Solanki2016-08-181-0/+222
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-06 09:31:58 +0000