summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/skylake/chip.c
Commit message (Expand)AuthorAgeFilesLines
* intelblocks/pcie: Correct mapping between LCAP port and coreboot indexMAULIK V VAGHELA2022-02-251-5/+5
* soc/intel/skl: Replace dt `HeciEnabled` by `HECI1 disable` configSubrata Banik2022-01-161-2/+2
* soc/skylake: Make VT-d controllable from CMOS optionSean Rhodes2021-10-181-1/+1
* soc/intel/skylake: switch to common ACPI codeMichael Niewöhner2021-10-171-2/+1
* soc/intel: transition full control over PM Timer from FSP to corebootMichael Niewöhner2021-10-171-1/+8
* soc/intel/skylake: Clean up FSP chipset lockdown configurationFelix Singer2021-08-121-13/+13
* soc/intel/*: Allow configuring 8254 timer via CMOSSean Rhodes2021-08-031-1/+4
* soc/intel/skylake: Make use of `cpu/intel/cpu_ids.h'Subrata Banik2021-07-171-1/+0
* soc/intel: Refactor `xdci_can_enable()` functionAngel Pons2021-07-011-4/+1
* soc/intel/skylake: Use `devfn_disable()` to handle XDCIAngel Pons2021-06-251-9/+3
* soc/intel/skylake: Use `is_devfn_enabled()`Angel Pons2021-06-251-33/+15
* soc/intel/skylake: Move `SataTestMode` to KconfigAngel Pons2021-04-201-1/+1
* soc/intel/skylake: Drop unnecessary `ignore_vtd` optionAngel Pons2021-04-081-1/+1
* soc/intel/skylake: Move soc_acpi_name()Angel Pons2021-03-011-0/+111
* soc/intel/skylake: Move soc_fsp_loadArthur Heymans2021-02-181-5/+0
* soc/amd,intel: Drop s3_resume parameter on FSP-S functionsKyösti Mälkki2021-02-091-3/+2
* drivers/intel/fsp1_1,fsp2_0: Refactor logo displayKyösti Mälkki2021-02-091-2/+3
* soc/intel/braswell,skylake: Drop logo parameters from devicetreeKyösti Mälkki2021-02-081-3/+0
* soc/intel: hook up new gpio device in the soc chipsMichael Niewöhner2020-12-301-0/+3
* soc/intel/skylake: Enable CHAP device depending on devicetreeBenjamin Doron2020-12-281-0/+3
* soc/intel/skylake: Drop duplicate PmConfigPciClockRun configurationBenjamin Doron2020-12-171-1/+0
* soc/intel/skylake: Drop always-zero PowerLimit4 dt settingAngel Pons2020-12-141-1/+1
* soc/intel/skylake: Fix commentFelix Singer2020-11-301-1/+1
* soc/intel/skl: correct OC pin skip value for disabled usb portsMichael Niewöhner2020-11-281-5/+6
* soc/intel/{skl,cnl}: replace PM ACPI timer dt option by KconfigMichael Niewöhner2020-11-131-1/+2
* soc/intel/skylake: Enable PCH thermal depending on devicetreeBenjamin Doron2020-11-091-0/+2
* soc/intel/skylake: Do not let FSP set the subsystem IDsBenjamin Doron2020-10-191-10/+5
* soc/intel/skylake: Rename PcieRpAspm devicetree configBenjamin Doron2020-10-161-2/+2
* soc/intel/skylake: Configure L1 substates for PCH root portsBenjamin Doron2020-10-151-0/+2
* soc/intel: Configure PAVP at compile-timeBenjamin Doron2020-10-121-0/+2
* src/soc/intel: Drop unneeded empty linesElyes HAOUAS2020-09-211-1/+0
* soc/intel: skl,cnl,icl,jsl,tgl: disable usb over-current pin by defaultMichael Niewöhner2020-09-061-3/+10
* soc/intel/skylake: Refactor ternary expressionsFelix Singer2020-08-131-8/+8
* soc/intel/skylake: Enable CIO depending on devicetree configurationFelix Singer2020-08-081-1/+2
* soc/intel/skylake: Enable SA IMGU depending on devicetree configurationFelix Singer2020-08-081-1/+3
* soc/intel/skylake: Enable SDXC depending on devicetree configurationFelix Singer2020-08-081-1/+3
* soc/intel/skylake: Enable thermal subsystem depending on devicetreeFelix Singer2020-08-071-1/+3
* soc/intel/skylake: Enable HDA depending on devicetree configurationFelix Singer2020-07-291-1/+3
* soc/intel/skylake: Enable HECI3 depending on devicetree configurationFelix Singer2020-07-291-1/+3
* soc/intel/skylake: Enable eMMC depending on devicetree configurationFelix Singer2020-07-291-1/+3
* soc/intel/skylake: Enable LAN depending on devicetree configurationFelix Singer2020-07-291-2/+3
* soc/intel/skylake: Enable SATA depending on devicetree configurationFelix Singer2020-07-291-2/+3
* src: Update bare access to BOOL CONFIG_ vals to CONFIG()Martin Roth2020-07-261-2/+2
* soc/skylake: Configure SATA options only if SATA is enabledFelix Singer2020-07-261-19/+23
* src: Remove unused 'include <bootstate.h>'Elyes HAOUAS2020-06-021-1/+0
* src: Remove unused 'include <bootmode.h>'Elyes HAOUAS2020-06-021-1/+0
* skylake: update processor power limits configurationSumeet R Pawnikar2020-05-181-2/+7
* soc/intel/skylake: Add ability to set root port ASPMWim Vervoorn2020-05-121-1/+4
* device/pci_device: Extract pci_domain_set_resources from SOCRaul E Rangel2020-05-121-5/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-15 05:26:42 +0000