index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
skylake
/
include
/
soc
/
iomap.h
Commit message (
Expand
)
Author
Age
Files
Lines
*
arch/x86: factor out and commonize HPET_BASE_ADDRESS definition
Felix Held
2022-02-25
1
-2
/
+0
*
soc/intel: Drop ABOVE_4GB_MEM_BASE_SIZE and use cpu_phys_address_size()
Furquan Shaikh
2020-05-14
1
-2
/
+0
*
soc/intel/common/block/systemagent: Use TOUUD as base for MMIO above 4G
Furquan Shaikh
2020-05-14
1
-1
/
+0
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
soc/intel/skylake: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-06
1
-13
/
+2
*
soc: Remove copyright notices
Patrick Georgi
2020-03-18
1
-2
/
+0
*
soc/intel/{apl,cnl,icl,skl,tgl}: Make above 4GB MMIO resource proper
Subrata Banik
2020-01-10
1
-1
/
+4
*
soc/intel/{apl,cnl,icl,skl,tgl}: Clean up SA ASL code
Subrata Banik
2020-01-07
1
-0
/
+3
*
soc/intel: Replace UART_BASE() and friends with a Kconfig
Nico Huber
2019-06-03
1
-7
/
+0
*
soc/intel/common/block: Move common uart function to block/uart
Subrata Banik
2018-08-20
1
-2
/
+3
*
src: Fix typo
Elyes HAOUAS
2018-08-10
1
-1
/
+1
*
soc/intel/skylake: Select common P2SB code
Subrata Banik
2018-05-31
1
-0
/
+3
*
soc/intel/skylake: Enable VT-d and X2APIC
Nico Huber
2018-04-05
1
-0
/
+6
*
soc/intel/skylake: Remove MCFG constants
Duncan Laurie
2018-03-06
1
-3
/
+0
*
soc/intel/skylake: Set low maximum temperature threshold for Thermal Device
Subrata Banik
2017-11-30
1
-0
/
+2
*
soc/intel/skylake: Enable common LPC IP
Ravi Sarawadi
2017-10-03
1
-0
/
+3
*
soc/intel/skylake: Usable dram top calculation based on HW registers
Subrata Banik
2017-08-23
1
-1
/
+9
*
soc/intel/skylake: Add support for all UART port index
Subrata Banik
2017-08-21
1
-2
/
+5
*
soc/intel/skylake: Use common PCR module
Subrata Banik
2017-04-10
1
-3
/
+0
*
soc/intel/skylake: Add support for GSPI controller
Furquan Shaikh
2017-04-06
1
-0
/
+1
*
soc/intel/skylake: Clean up code by using common System Agent module
Subrata Banik
2017-03-28
1
-0
/
+3
*
soc/intel/skylake: Enable HECI BAR for ME communication
Subrata Banik
2016-10-16
1
-0
/
+2
*
skylake: Support common LPSS I2C driver
Duncan Laurie
2016-06-09
1
-0
/
+3
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
skylake: SPI code cleanup
Lee Leahy
2015-10-11
1
-0
/
+2
*
skylake: iomap: Remove unused RCBA region
Duncan Laurie
2015-09-08
1
-5
/
+1
*
Skylake: Add ASL code to enable GPIO controller
Archana Patni
2015-08-14
1
-4
/
+2
*
skylake: do not overlap resources
Aaron Durbin
2015-08-14
1
-2
/
+12
*
skylake: fix serial port with new code base
Aaron Durbin
2015-08-13
1
-0
/
+3
*
skylake: clean-up pei_data
robbie zhang
2015-07-29
1
-6
/
+0
*
skylake: sanitize pcr header for ACPI and assembler
Aaron Durbin
2015-07-23
1
-0
/
+3
*
soc/intel: Add Skylake SOC support
Lee Leahy
2015-07-16
1
-5
/
+9
*
soc/intel/skylake: Use Broadwell as comparision base for Skylake SOC
Lee Leahy
2015-07-16
1
-0
/
+62