| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | soc/intel/skylake: Use Intel PCIe common code | Aamir Bohra | 2017-05-22 | 1 | -112/+0 |
| * | soc/intel/skylake: Add CPU, PCH, MCH, IGD, XHCI and UART IDs for SKL/KBL HALO... | Sooi, Li Cheng | 2017-02-16 | 1 | -0/+6 |
| * | intel PCI ops: Remove explicit PCI MMCONF access | Kyösti Mälkki | 2016-12-06 | 1 | -1/+1 |
| * | tree: drop last paragraph of GPL copyright header | Patrick Georgi | 2015-10-31 | 1 | -4/+0 |
| * | soc/intel: Add Skylake SOC support | Lee Leahy | 2015-07-16 | 1 | -608/+8 |
| * | soc/intel/skylake: Use Broadwell as comparision base for Skylake SOC | Lee Leahy | 2015-07-16 | 1 | -0/+710 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |