summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/skylake/romstage/romstage_fsp20.c
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/skylake: move/rename files after drop of FSP 1.1Michael Niewöhner2019-10-261-344/+0
* soc/intel: Replace config_of_path() with config_of_soc()Kyösti Mälkki2019-10-021-1/+1
* soc/intel/skylake: Add option to toggle Hyper-ThreadingPatrick Rudolph2019-09-101-0/+1
* soc/skylake: do not rely on P2SB data to generate DRHDAngel Pons2019-09-031-3/+4
* soc/intel: Move fill_postcar_frame to memmap.cKyösti Mälkki2019-08-281-29/+0
* intel/car: Use common TS_START_ROMSTAGEKyösti Mälkki2019-08-261-2/+0
* soc/intel: Use common romstage codeKyösti Mälkki2019-08-261-29/+18
* arch/x86: Add <arch/romstage.h>Kyösti Mälkki2019-08-221-0/+1
* arch/x86: Change smm_subregion() prototypeKyösti Mälkki2019-08-081-4/+2
* cpu/x86/smm: Promote smm_subregion()Kyösti Mälkki2019-08-071-1/+1
* soc/intel: Expand SA_DEV_ROOT for ramstageKyösti Mälkki2019-07-211-3/+3
* soc/intel: Use config_of()Kyösti Mälkki2019-07-181-3/+1
* soc/intel: Replace uses of dev_find_slot()Kyösti Mälkki2019-07-041-2/+2
* arch/x86: Adjust size of postcar stackKyösti Mälkki2019-07-041-1/+1
* Revert "soc/intel/skylake/romstage: Increase size of postcar stack"Kyösti Mälkki2019-07-041-1/+1
* soc/intel: Provide SPD manufacturer ID and module type to SMBIOSDuncan Laurie2019-06-211-1/+3
* soc/intel/skylake/romstage: Increase size of postcar stackChristian Walter2019-06-211-1/+1
* src/soc/intel/common/smbios: Add addtional infos to dimm_infoChristian Walter2019-06-061-1/+4
* Clean up unused arch/early_variables.h headerArthur Heymans2019-05-291-1/+0
* soc/intel: Fill DIMM serial number from SPDDuncan Laurie2019-05-181-0/+1
* soc/intel/skylake: remove PrimaryDisplay checkMaxim Polyakov2019-05-071-5/+1
* soc/skl: set IGD resources only if device is enabledMaxim Polyakov2019-04-291-8/+10
* soc/{amd,intel}/chip: Use local include for chip.hElyes HAOUAS2019-04-261-1/+2
* soc/skl: Update SkipExtGfxScan in UPD from devtreeMaxim Polyakov2019-04-081-0/+1
* soc/intel/skylake: Set FSP options for PEG portMaxim Polyakov2019-04-061-0/+56
* soc/intel/skylake: Update GFX devtree optionsMaxim Polyakov2019-04-061-0/+25
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-3/+3
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-041-1/+0
* soc/intel: Add mem_rank info in SMBIOSFrancois Toguo2019-02-181-0/+1
* soc/intel/skylake: Use real common code for VMX initNico Huber2019-02-181-1/+1
* src: Add required space after "switch"Elyes HAOUAS2018-11-191-1/+1
* SMBIOS: Remove duplicated smbios_memory_type enumElyes HAOUAS2018-11-161-4/+4
* Move compiler.h to commonlibNico Huber2018-10-081-1/+0
* soc/intel/skylake: Add support for CmdTriStateDis UPD in devicetreeShaunak Saha2018-09-101-0/+1
* soc/{amd,intel}: Use postcar_frame_add_romcache()Nico Huber2018-06-041-2/+1
* soc/{amd,intel}: Use CACHE_ROM_(BASE|SIZE)Nico Huber2018-05-311-2/+2
* compiler.h: add __weak macroAaron Durbin2018-04-241-1/+2
* soc/intel/skylake: Enable VT-d and X2APICNico Huber2018-04-051-0/+7
* soc/intel/skylake: Clean up SMBIOS Table Type 17 creationSubrata Banik2018-02-081-3/+11
* soc/intel/skylake: Send correct ddr_type to SMBIOS TableBarnali Sarkar2018-01-251-1/+18
* security/vboot: Move vboot2 to security kconfig sectionPhilipp Deppenwiese2017-10-221-1/+1
* soc/intel/skylake: Add support in SKL for PMC common codeShaunak Saha2017-10-051-2/+3
* vendor/intel/skykabylake: Update FSP header files to version 2.7.2Balaji Manigandan B2017-10-051-4/+4
* soc/intel/skylake: Configure FSP to skip ME MBP stepDuncan Laurie2017-08-171-0/+3
* soc/intel/skylake: Fix broken memory info HOB scanningNico Huber2017-07-201-7/+5
* soc/intel/skylake: Enable SMBus based on mainboard configNaresh G Solanki2017-07-181-0/+3
* soc/intel/skylake: reduce postcar stack usage for fsp 2.0Aaron Durbin2017-07-131-7/+1
* soc/intel/skylake: Remove “disable SaGv” in recovery mode flowSubrata Banik2017-07-121-4/+1
* soc/intel/skylake: use postcar stage for fsp 2.0Aaron Durbin2017-04-251-2/+2
* soc/intel/skylake: Add configs for enabling DCI and TraceHubAamir Bohra2017-03-221-8/+14
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-16 17:58:52 +0000