summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/skylake
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/skylake: Define macro TOTAL_PADSEric Lai2022-06-172-0/+4
* soc/intel: Rename heci_init to cse_initSubrata Banik2022-06-041-1/+1
* soc/intel/common/cpu: Use SoC overrides to set CPU privilege levelSubrata Banik2022-06-021-0/+16
* soc/intel/skylake: Move FSP_HYPERTHREADING to common Intel KconfigFelix Singer2022-05-261-4/+1
* soc/intel/skylake: Hook up FSP hyper-threading setting to option APIFelix Singer2022-05-171-1/+2
* soc/intel/*: Use SSDT to pass A4GB and A4GSArthur Heymans2022-05-163-4/+6
* soc/intel: Remove unused <cpu/intel/common/common.h>Elyes HAOUAS2022-05-161-1/+0
* soc/{amd/stoneyridge,intel}: Don't select VBOOT_SEPARATE_VERSTAGEArthur Heymans2022-04-291-1/+0
* soc/intel: Decouple HECI disabling interface from HECI disable KconfigSubrata Banik2022-04-291-1/+1
* soc/intel/{skl, xeon_sp}: Drop SoC specific LPC lock down configurationSubrata Banik2022-04-231-13/+0
* soc/intel: Remove unused <cbmem.h>Elyes HAOUAS2022-04-221-1/+0
* tpm: Refactor TPM Kconfig dimensionsJes B. Klinke2022-04-211-1/+1
* soc/intel: clean up dmi driver codeWonkyu Kim2022-04-201-1/+0
* Kconfig: Select UDK2017Patrick Rudolph2022-03-311-1/+1
* soc/intel: Move `pmc_clear_pmcon_sts()` into IA common codeSubrata Banik2022-03-292-18/+0
* src: Make PCI ID define names shorterFelix Singer2022-03-073-120/+120
* intelblocks/pcie: Correct mapping between LCAP port and coreboot indexMAULIK V VAGHELA2022-02-251-5/+5
* arch/x86: factor out and commonize HPET_BASE_ADDRESS definitionFelix Held2022-02-252-2/+1
* drivers/fsp/fsp2_0: Rework FSP Notify Phase API configsSubrata Banik2022-02-181-0/+3
* soc/intel/skylake: Add function to clear PMCON status bitsSubrata Banik2022-02-154-1/+20
* treewide: Remove "ERROR: "/"WARN: " prefixes from log messagesJulius Werner2022-02-071-2/+2
* cpu/x86/lapic: Move LAPIC configuration to MP initKyösti Mälkki2022-02-051-3/+0
* soc/intel/{adl, common}: Add routines into CSE IA-common codeSubrata Banik2022-02-041-0/+4
* soc/intel/skylake: Use PCR write to disable HECI1Subrata Banik2022-02-022-2/+4
* soc/intel/common/cse: Rework heci_disable functionSubrata Banik2022-02-021-0/+1
* soc/intel/skylake: move heci_init() from bootblock to romstageMatt DeVillier2022-01-272-4/+3
* soc/intel/common/cpu: Use SoC overrides to get CPU privilege levelSubrata Banik2022-01-192-0/+13
* soc/intel/skl: Replace dt `HeciEnabled` by `HECI1 disable` configSubrata Banik2022-01-163-13/+4
* src/soc/intel: Remove unused <console/console.h>Elyes HAOUAS2022-01-101-1/+0
* soc/intel/skylake/acpi: Replace Add(a,b) with ASL 2.0 syntaxFelix Singer2021-12-311-4/+2
* soc/intel/skylake/acpi: Use ASL 2.0 syntax to access arraysFelix Singer2021-12-301-2/+2
* soc/intel/{skl,cnl}: Guard USB macro parametersAngel Pons2021-12-261-1/+1
* soc/intel/{skylake/cannonlake}: Fix bug in vr_configAngel Pons2021-12-101-1/+1
* soc/intel/common/thermal: Refactor thermal block to improve reusabilitySubrata Banik2021-11-251-1/+1
* Reland "vboot_logic: Set VB2_CONTEXT_EC_TRUSTED in verstage_main"Hsuan-ting Chen2021-11-151-0/+1
* Rename ECAM-specific MMCONF KconfigsShelley Chen2021-11-101-1/+1
* soc/intel: generate SSDT instead of using GNVS for SGXMichael Niewöhner2021-11-091-4/+0
* soc/intel: drop Kconfig `PM_ACPI_TIMER_OPTIONAL`Michael Niewöhner2021-11-081-1/+0
* soc/intel: Replace bad uses of `find_resource`Angel Pons2021-11-041-1/+1
* cpu/x86: Introduce and use `CPU_X86_LAPIC`Felix Held2021-10-261-1/+0
* cpu,soc/x86: always include cpu/x86/mtrr on x86 CPUs/SoCsFelix Held2021-10-251-1/+0
* arch/x86/ioapic: Select IOAPIC with SMPKyösti Mälkki2021-10-221-1/+0
* cpu/x86/mp_init: move printing of failure message into mp_init_with_smmFelix Held2021-10-221-2/+2
* cpu/x86/mp_init: use cb_err as status return type in remaining functionsFelix Held2021-10-221-3/+3
* soc/intel/skylake/cpu: rework failure handling in post_mp_initFelix Held2021-10-211-5/+8
* cpu/x86/mp_init: use cb_err as mp_init_with_smm return typeFelix Held2021-10-211-1/+2
* soc/intel/{skl,apl}: don't run or even include SGX code if disabledMichael Niewöhner2021-10-201-2/+0
* soc/intel/skl: Constify `soc_get_cstate_map()`Patrick Georgi2021-10-191-1/+1
* soc/skylake: Make VT-d controllable from CMOS optionSean Rhodes2021-10-184-5/+10
* soc/intel/skylake: switch to common ACPI codeMichael Niewöhner2021-10-178-425/+63
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-05 22:13:04 +0000