summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/skylake
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/common/block/acpi: Factor out common platform.aslSubrata Banik2020-10-051-20/+0
* soc/intel/{cnl,icl,skl}: Convert 'platform.asl' to ASL 2.0 syntaxSubrata Banik2020-10-051-1/+1
* soc/intel/skylake: Align platform.asl with CNLSubrata Banik2020-10-051-28/+2
* soc/intel/common/block/acpi: Factor out common smbus.aslSubrata Banik2020-10-052-9/+1
* soc/intel: Make use of PMC low power program from common blockSubrata Banik2020-10-033-14/+7
* soc/intel: Move pch_misc_init() to common codeSubrata Banik2020-10-031-4/+1
* soc/intel: Move soc_pch_pirq_init() to common codeSubrata Banik2020-10-032-69/+1
* soc/intel: Move pch_enable_ioapic() to common codeSubrata Banik2020-10-031-24/+1
* drivers/spi: Add BOOT_DEVICE_SPI_FLASH_NO_EARLY_WRITES configShelley Chen2020-10-021-1/+0
* soc/intel/skylake: Move PMC MMIO offset macro into pmc.hSubrata Banik2020-09-302-2/+1
* soc/intel/skylake: Align PMC offset 0x31C name with CNLSubrata Banik2020-09-302-3/+3
* soc/intel/skylake: Align soc_pch_pirq_init() with CNLSubrata Banik2020-09-301-4/+4
* soc/intel/common/block/lpc: add acpi nameJonathan Zhang2020-09-281-1/+0
* soc/intel/skl: Fix error code of send_global_reset()Nico Huber2020-09-281-1/+1
* soc/intel/skylake/acpi/gpio.asl: Use ASL 2.0 syntaxAngel Pons2020-09-271-34/+34
* soc/intel/*/chip.h: Use `uint32_t` for `tcc_offset`Angel Pons2020-09-271-1/+1
* soc/intel/common/block/acpi: Factor out common gpio_op.aslSubrata Banik2020-09-271-61/+1
* soc/intel/skylake: Use GPIO state macros from intelblocks/gpio_defs.hSubrata Banik2020-09-271-7/+5
* arch/x86: Introduce `ARCH_ALL_STAGES_X86_32`Angel Pons2020-09-261-4/+1
* soc/intel: Use ASL 2.0 syntax for GPIO ASL helper functionSubrata Banik2020-09-251-4/+4
* Revert "soc/intel: Refactor do_global_reset() function"Furquan Shaikh2020-09-223-0/+47
* src/soc/intel: Drop unneeded empty linesElyes HAOUAS2020-09-219-10/+0
* soc/intel: Refactor do_global_reset() functionSubrata Banik2020-09-213-47/+0
* soc/intel: rename get_prmrr_sizeMichael Niewöhner2020-09-211-1/+1
* soc/intel/skylake: acpi: drop HWP's dependency on EISTMichael Niewöhner2020-09-211-3/+5
* soc/intel/common/block/cse: Refactor cse_request_global_reset() functionSubrata Banik2020-09-191-1/+1
* soc/intel/common/cpu: Update COS mask calculation for NEM enhanced modeAamir Bohra2020-09-141-1/+1
* soc/intel: skl,cnl,icl,jsl,tgl: disable usb over-current pin by defaultMichael Niewöhner2020-09-061-3/+10
* elog: rename ELOG_WAKE_SOURCE_GPIO to ELOG_WAKE_SOURCE_GPEAaron Durbin2020-08-181-1/+1
* soc/intel/skylake/acpi.c: Name devices on secondary busBenjamin Doron2020-08-171-2/+8
* soc/intel/skylake: Call mainboard ACPI sleep methodsBenjamin Doron2020-08-171-0/+12
* soc/intel/skylake: Refactor PEG configurationFelix Singer2020-08-141-12/+6
* soc/intel/skylake: Factor out unnecessary if-else-blockFelix Singer2020-08-141-19/+14
* soc/intel/skylake: Use PEG definitions from pci_devs.hFelix Singer2020-08-141-3/+3
* soc/intel/skylake: Add PEG device definitions to pci_devs.hFelix Singer2020-08-141-0/+6
* soc/intel/skylake: Refactor ternary expressionsFelix Singer2020-08-132-10/+10
* soc/intel/skylake: Enable CIO depending on devicetree configurationFelix Singer2020-08-082-4/+2
* soc/intel/skylake: Enable SA IMGU depending on devicetree configurationFelix Singer2020-08-082-2/+3
* soc/intel/skylake: Add IMGU definitions to pci_devs.hFelix Singer2020-08-081-0/+4
* soc/intel/skylake: Enable SDXC depending on devicetree configurationFelix Singer2020-08-082-2/+3
* soc/intel/skylake: Enable thermal subsystem depending on devicetreeFelix Singer2020-08-072-2/+3
* soc/intel/skylake: Add SA thermal subsystem definitions to pci_devs.hFelix Singer2020-08-071-0/+4
* {nb,soc}/intel: Use get_current_microcode_rev() for ucode versionSubrata Banik2020-08-051-7/+2
* src: Use space after 'if', 'for'Elyes HAOUAS2020-08-051-1/+1
* soc/intel/skylake: Add RMRRs after all DRHDsAngel Pons2020-08-041-11/+18
* soc/intel/skylake: Enable HDA depending on devicetree configurationFelix Singer2020-07-292-2/+3
* soc/intel/skylake: Enable HECI3 depending on devicetree configurationFelix Singer2020-07-292-2/+3
* soc/intel/skylake: Enable eMMC depending on devicetree configurationFelix Singer2020-07-292-2/+3
* soc/intel/skylake: Enable TraceHub depending on devicetree configurationFelix Singer2020-07-292-2/+3
* soc/intel/skylake: Enable SMBus depending on devicetree configurationFelix Singer2020-07-292-5/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-02 22:04:46 +0000