summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/skylake
Commit message (Expand)AuthorAgeFilesLines
* src/soc/intel: Remove unused <console/console.h>Elyes HAOUAS2022-01-101-1/+0
* soc/intel/skylake/acpi: Replace Add(a,b) with ASL 2.0 syntaxFelix Singer2021-12-311-4/+2
* soc/intel/skylake/acpi: Use ASL 2.0 syntax to access arraysFelix Singer2021-12-301-2/+2
* soc/intel/{skl,cnl}: Guard USB macro parametersAngel Pons2021-12-261-1/+1
* soc/intel/{skylake/cannonlake}: Fix bug in vr_configAngel Pons2021-12-101-1/+1
* soc/intel/common/thermal: Refactor thermal block to improve reusabilitySubrata Banik2021-11-251-1/+1
* Reland "vboot_logic: Set VB2_CONTEXT_EC_TRUSTED in verstage_main"Hsuan-ting Chen2021-11-151-0/+1
* Rename ECAM-specific MMCONF KconfigsShelley Chen2021-11-101-1/+1
* soc/intel: generate SSDT instead of using GNVS for SGXMichael Niewöhner2021-11-091-4/+0
* soc/intel: drop Kconfig `PM_ACPI_TIMER_OPTIONAL`Michael Niewöhner2021-11-081-1/+0
* soc/intel: Replace bad uses of `find_resource`Angel Pons2021-11-041-1/+1
* cpu/x86: Introduce and use `CPU_X86_LAPIC`Felix Held2021-10-261-1/+0
* cpu,soc/x86: always include cpu/x86/mtrr on x86 CPUs/SoCsFelix Held2021-10-251-1/+0
* arch/x86/ioapic: Select IOAPIC with SMPKyösti Mälkki2021-10-221-1/+0
* cpu/x86/mp_init: move printing of failure message into mp_init_with_smmFelix Held2021-10-221-2/+2
* cpu/x86/mp_init: use cb_err as status return type in remaining functionsFelix Held2021-10-221-3/+3
* soc/intel/skylake/cpu: rework failure handling in post_mp_initFelix Held2021-10-211-5/+8
* cpu/x86/mp_init: use cb_err as mp_init_with_smm return typeFelix Held2021-10-211-1/+2
* soc/intel/{skl,apl}: don't run or even include SGX code if disabledMichael Niewöhner2021-10-201-2/+0
* soc/intel/skl: Constify `soc_get_cstate_map()`Patrick Georgi2021-10-191-1/+1
* soc/skylake: Make VT-d controllable from CMOS optionSean Rhodes2021-10-184-5/+10
* soc/intel/skylake: switch to common ACPI codeMichael Niewöhner2021-10-178-425/+63
* soc/intel: transition full control over PM Timer from FSP to corebootMichael Niewöhner2021-10-171-1/+8
* soc/intel/{skl,cnl,dnv}: disable PM ACPI timer if chosenMichael Niewöhner2021-10-171-0/+9
* soc/intel/skylake: switch to common GNVSMichael Niewöhner2021-10-172-91/+1
* soc/intel/{common,skl}: set ACPI_FADT_PLATFORM_CLOCK based on KconfigMichael Niewöhner2021-10-161-2/+4
* Revert "vboot_logic: Set VB2_CONTEXT_EC_TRUSTED in verstage_main"Hsuan-ting Chen2021-10-151-1/+0
* soc/intel: drop P_BLK supportMichael Niewöhner2021-10-131-5/+1
* soc/intel/*/cpu.c: Add missing space in commentAngel Pons2021-10-121-1/+1
* src/soc to src/superio: Fix spelling errorsMartin Roth2021-10-052-2/+2
* soc/intel: Drop unnecessary `select REG_SCRIPT`Angel Pons2021-09-291-1/+0
* soc/intel/skylake: Drop reg-script usageAngel Pons2021-09-292-33/+21
* soc/intel: Rename GNVS struct member to match ASLAngel Pons2021-09-291-1/+1
* {sb,soc}/intel: Drop unused globalnvs.asl methodsAngel Pons2021-09-291-24/+0
* {sb,soc}/intel: Drop PRMx from GNVSAngel Pons2021-09-292-12/+12
* {sb,soc}/intel: Drop LCKF from GNVSAngel Pons2021-09-292-2/+2
* vboot_logic: Set VB2_CONTEXT_EC_TRUSTED in verstage_mainHsuan Ting Chen2021-09-161-0/+1
* soc/intel/skylake: Switch to runtime generation of Intel Power EngineTim Wawrzynczak2021-09-102-3/+1
* cpu/x86/tsc: Deduplicate Makefile logicAngel Pons2021-09-081-1/+0
* skylake: Default to `BOARD_TYPE_DESKTOP` for PCH-HAngel Pons2021-09-031-1/+4
* acpi: Fill fadt->century based on KconfigNico Huber2021-08-191-1/+0
* soc/intel/skylake: Clean up FSP chipset lockdown configurationFelix Singer2021-08-121-13/+13
* Move post_codes.h to commonlib/console/Ricardo Quesada2021-08-041-4/+4
* soc/intel/*: Allow configuring 8254 timer via CMOSSean Rhodes2021-08-031-1/+4
* src/*: Specify type of `CBFS_SIZE` onceAngel Pons2021-07-261-1/+0
* soc/intel/skylake: Make use of `cpu/intel/cpu_ids.h'Subrata Banik2021-07-172-2/+1
* soc/intel/skylake: Drop dead `ScanExtGfxForLegacyOpRom`Angel Pons2021-07-141-1/+0
* soc/intel/skylake: Rename `Rmt` devicetree settingAngel Pons2021-07-142-2/+2
* src: Introduce `ARCH_ALL_STAGES_X86`Angel Pons2021-07-021-1/+0
* soc/intel: Refactor `xdci_can_enable()` functionAngel Pons2021-07-011-4/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-01 16:59:00 +0000