index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
tigerlake
/
elog.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
ELOG: Add const qualifier for chipset_power_state
Kyösti Mälkki
2021-01-23
1
-2
/
+2
*
soc/intel/tigerlake: Check TBT & TCSS ports for wake events
Tim Wawrzynczak
2020-12-10
1
-6
/
+31
*
soc/intel/common: Adapt XHCI elog driver for reuse
Tim Wawrzynczak
2020-12-10
1
-26
/
+17
*
soc/intel/tigerlake: Log PM event from an internal device
Karthikeyan Ramasubramanian
2020-11-10
1
-6
/
+61
*
soc/intel/tigerlake: Add PCH PCIe RPs wake up events to event log
Tim Wawrzynczak
2020-11-09
1
-2
/
+37
*
elog: rename ELOG_WAKE_SOURCE_GPIO to ELOG_WAKE_SOURCE_GPE
Aaron Durbin
2020-08-18
1
-1
/
+1
*
src: Remove unused 'include <cbmem.h>'
Elyes HAOUAS
2020-07-26
1
-1
/
+0
*
soc/intel/tigerlake: update elog to include CSME reset causes
derek.huang
2020-06-03
1
-0
/
+12
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
soc/intel/tigerlake: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-06
1
-13
/
+2
*
soc: Remove copyright notices
Patrick Georgi
2020-03-18
1
-2
/
+0
*
soc/intel/tigerlake: Do initial SoC commit till ramstage
Subrata Banik
2019-11-09
1
-0
/
+132