index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
/
xeon_sp
/
acpi
Commit message (
Expand
)
Author
Age
Files
Lines
*
src: Drop "This file is part of the coreboot project" lines
Angel Pons
2021-05-10
1
-1
/
+0
*
intel/xeon_sp: Add ACPI to control GPIO
Maxim Polyakov
2021-02-26
2
-0
/
+177
*
soc/intel/xeon_sp/nvs: Use common global NVS
Marc Jones
2020-12-10
1
-63
/
+0
*
soc/intel/xeon_sp: Convert to ASL 2.0 syntax
Elyes HAOUAS
2020-11-04
1
-2
/
+2
*
soc/intel/xeon_sp/acpi: Fix uncore dsdt for multiple cpus
Marc Jones
2020-11-03
1
-1
/
+1
*
soc/intel/xeon_sp/acpi: Add pch.asl
Marc Jones
2020-10-26
1
-0
/
+6
*
soc/intel/xeon_sp/acpi: Break out the ACPI PCH IRQ ASL
Marc Jones
2020-10-06
3
-198
/
+214
*
soc/intel/xeon_sp/acpi: Move ACPI macros to a header file
Marc Jones
2020-10-06
2
-67
/
+4
*
soc/intel/xeon_sp/acpi: Remove ASL Package() NumElements
Marc Jones
2020-10-06
1
-16
/
+16
*
soc/intel/xeon_sp/acpi: Rename pci_irq.asl
Marc Jones
2020-10-03
2
-1
/
+1
*
soc/intel/xeon_sp: Use common ASL code for xeon_sp
Marc Jones
2020-10-03
6
-0
/
+1053
*
soc/intel/xeon_sp: Refactor code to allow for additional CPUs types
Andrey Petrov
2020-03-26
5
-888
/
+0
*
soc: Remove copyright notices
Patrick Georgi
2020-03-18
5
-13
/
+0
*
soc/intel: Add Intel Xeon Scalable Processor support
Jonathan Zhang
2020-03-06
5
-0
/
+901