summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/xeon_sp/include/soc/util.h
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/xeon_sp: Refactor IOAT compiler optimization outsShuo Liu2024-02-221-7/+0
* soc/intel/xeon_sp: Add support for is_ioat_iio_stack_resShuo Liu2024-02-201-0/+8
* soc/intel/xeon_sp: Attach UBOX stacksPatrick Rudolph2024-01-311-0/+1
* soc/intel/xeon_sp: Scan and allocate resources on all stacksArthur Heymans2024-01-221-1/+0
* soc/intel/xeon_sp: Redesign resource allocationArthur Heymans2024-01-151-1/+2
* soc/intel/xeon_sp: Introduce soc_cpu_is_enabledPatrick Rudolph2023-07-181-0/+1
* soc/intel/xeon_sp: Don't sort struct device cpus for numaArthur Heymans2023-04-141-1/+0
* soc/intel/xeon_sp: rework lock_pam0123() to accomodate hidden SAD deviceJonathan Zhang2023-03-091-0/+2
* soc/intel/xeon_sp: use get_socket_ubox_busno() to hide soc specificsJonathan Zhang2023-03-091-1/+0
* soc/intel/xeon_sp/finalize.c: Set BIOS_DONE MSR as applicableTim Chu2023-02-191-0/+1
* soc/intel/xeon_sp: Refactor `get_threads_per_package()`Angel Pons2021-11-051-1/+0
* intel/xeon_sp/util: Use get_stack_busno instead of get_cpubusnosMaxim Polyakov2021-02-151-1/+0
* intel/xeon_sp, mb/ocp/deltalake: Rework get_stack_busnos()Maxim Polyakov2021-01-191-1/+1
* soc/intel/xeon_sp: Synchronize DMAR and MADT IOAPIC id'sArthur Heymans2020-11-161-0/+1
* soc/intel/xeon_sp: move get_iiostack_info() to a common placeArthur Heymans2020-11-131-0/+8
* soc/intel/xeon_sp: Move set_bios_init_completion()Marc Jones2020-11-091-0/+1
* soc/intel/xeon_sp: Move CPU helper functionsMarc Jones2020-11-061-0/+5
* soc/intel/xeon_sp: Move read_msr_ppin() to common util.cMarc Jones2020-10-301-0/+2
* soc/intel/xeon_sp: Move function debug macrosMarc Jones2020-10-291-15/+0
* include/device/device.h: Move resource debug macrosMarc Jones2020-10-291-11/+0
* soc/intel/xeon_sp/cpx: add chip operation and PCIe enumerationJonathan Zhang2020-06-041-0/+1
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-111-1/+0
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-061-12/+1
* treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi2020-05-061-2/+1
* soc/intel/xeon_sp: Refactor code to allow for additional CPUs typesAndrey Petrov2020-03-261-0/+50
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-26 09:57:36 +0000