summaryrefslogtreecommitdiffstats
path: root/src/soc/intel
Commit message (Expand)AuthorAgeFilesLines
* pci_mmio_cfg: Always use pci_s_* functionsNico Huber2021-11-094-16/+16
* ChromeOS: Fix <vc/google/chromeos/chromeos.h>Kyösti Mälkki2021-11-091-1/+0
* soc/intel: drop Kconfig `PM_ACPI_TIMER_OPTIONAL`Michael Niewöhner2021-11-0811-21/+1
* soc/intel/denverton_ns: Refactor `detect_num_cpus_via_cpuid()`Angel Pons2021-11-051-11/+10
* soc/intel/xeon_sp: Refactor `get_threads_per_package()`Angel Pons2021-11-052-2/+1
* soc/intel/braswell: Make `num_cpus` unsignedAngel Pons2021-11-051-1/+1
* soc/intel/baytrail: Make `num_cpus` unsignedAngel Pons2021-11-051-1/+1
* soc/intel: Replace bad uses of `find_resource`Angel Pons2021-11-0422-32/+32
* cpu/x86/Kconfig: Remove unused CPU_ADDR_BITSArthur Heymans2021-11-033-12/+0
* soc/intel/xeon_sp: disable PM ACPI timer if chosenMichael Niewöhner2021-11-033-0/+17
* soc/intel/alderlake: Allow devicetree override to leave some VR settings as d...Bora Guvendik2021-11-031-3/+6
* soc/intel/denverton_ns: Fetch addr bits at runtimeArthur Heymans2021-11-021-1/+2
* lib: Add new argument as `ddr_type` to smbios_bus_width_to_spd_width()Subrata Banik2021-11-021-1/+1
* soc/intel: Don't send CSE EOP if CSME is disabledSean Rhodes2021-11-011-0/+12
* soc/intel/braswell: Set GNVS DPTE via devicetreeAngel Pons2021-11-012-0/+8
* soc/intel/braswell/chip.h: Use `bool` typeAngel Pons2021-11-011-8/+8
* soc/intel/common/block/cse: Add get_me_fw_version functionJohnny Lin2021-11-012-30/+48
* lib: Use `smbios_bus_width_to_spd_width` for setting dimm.bus_widthSubrata Banik2021-10-301-21/+8
* soc/intel/alderlake: Add ACPI addition for USB4/TBT latency optimizationJohn Zhao2021-10-291-0/+59
* soc/intel/apollolake: Fix BUG-message when checking for XDCI deviceWerner Zeh2021-10-291-3/+1
* soc/intel/icelake: select SOC_INTEL_COMMON_BLOCK_ACPI_GPIOArthur Heymans2021-10-291-0/+1
* soc/intel/common/acpi: Correct IPC sub command for reading LPM requirementEthan Tsao2021-10-272-1/+3
* cpu/x86/Kconfig.debug_cpu: drop HAVE_DISPLAY_MTRRS optionFelix Held2021-10-261-1/+0
* soc/intel/quark/Kconfig: don't unselect CPU_X86_LAPICFelix Held2021-10-261-4/+0
* soc/intel/alderlake: set lock offset for gpio pad communitiesNick Vaccaro2021-10-262-0/+8
* soc/intel: Update api name for getting spi destination idWonkyu Kim2021-10-266-24/+15
* cpu/x86: Introduce and use `CPU_X86_LAPIC`Felix Held2021-10-2614-13/+4
* soc/*/Makefile: don't add cpu/x86/cacheFelix Held2021-10-263-3/+0
* soc/intel/common: Add HECI Reset flow in the CSE driverSridhar Siricilla2021-10-261-0/+3
* soc/intel/adl: Skip sending MBP HOB to save boot timeMAULIK V VAGHELA2021-10-261-0/+3
* cpu,soc/x86: always include cpu/x86/mtrr on x86 CPUs/SoCsFelix Held2021-10-2514-14/+0
* soc/intel/common: Skip CSE post hook when CSE is disabledSubrata Banik2021-10-251-0/+9
* soc/intel/denverton_ns: use mp_cpu_bus_initFelix Held2021-10-224-18/+3
* soc/intel/elkhartlake: Add PSE PCI devices into header fileLean Sheng Tan2021-10-221-0/+82
* arch/x86/ioapic: Select IOAPIC with SMPKyösti Mälkki2021-10-2211-11/+0
* sb,soc/intel: Replace set_ioapic_id() with setup_ioapic()Kyösti Mälkki2021-10-223-3/+3
* sb,soc/intel: Set IOAPIC max entries before APIC IDKyösti Mälkki2021-10-223-6/+6
* sb,soc/intel: Set IOAPIC redirection entry countKyösti Mälkki2021-10-223-29/+9
* soc/intel/braswell: use mp_cpu_bus_initFelix Held2021-10-223-5/+3
* soc/intel/baytrail: use mp_cpu_bus_initFelix Held2021-10-223-5/+3
* cpu/x86/mp_init: move printing of failure message into mp_init_with_smmFelix Held2021-10-2213-26/+26
* cpu/x86/mp_init: use cb_err as status return type in remaining functionsFelix Held2021-10-223-5/+6
* soc/intel/skylake/cpu: rework failure handling in post_mp_initFelix Held2021-10-211-5/+8
* cpu/x86/mp_init: use cb_err as mp_init_with_smm return typeFelix Held2021-10-2113-14/+26
* soc/intel/alderlake: Fix wrong FIVR configs assignmentBora Guvendik2021-10-201-1/+1
* soc/intel/{skl,apl}: don't run or even include SGX code if disabledMichael Niewöhner2021-10-205-6/+4
* soc/intel/skl: Constify `soc_get_cstate_map()`Patrick Georgi2021-10-191-1/+1
* soc/intel/common/block/cse: Use newly added `create-cse-region`Furquan Shaikh2021-10-191-12/+5
* soc/intel/common/cse: Support RW update when stitching CSE binaryFurquan Shaikh2021-10-192-5/+9
* soc/intel/alderlake: Enable support for CSE stitchingFurquan Shaikh2021-10-192-0/+30
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-18 12:03:21 +0000