summaryrefslogtreecommitdiffstats
path: root/src/soc/intel
Commit message (Expand)AuthorAgeFilesLines
* device: Use scan_static_bus() over scan_lpc_bus()Nico Huber2019-10-089-9/+9
* device/root_device: Consolidate common _scan_bus() functionsNico Huber2019-10-081-1/+1
* device: Rename scan_static_bus() -> enable_static_devices()Nico Huber2019-10-072-2/+2
* intel/fsp_broadwell_de: Rename from xx_DEV_FUNCKyösti Mälkki2019-10-063-24/+5
* soc/intel/common/block/p2sb/p2sb: Add missing PCI IDsPatrick Rudolph2019-10-051-0/+5
* intel/fsp_baytrail: Define PCH_DEV_SLOT_I2C1Kyösti Mälkki2019-10-052-3/+5
* intel/fsp_baytrail: Rename from xx_DEV_FUNCKyösti Mälkki2019-10-054-65/+63
* soc/skl/vr_config: fix KBL-U GT3 detection bugMaxim Polyakov2019-10-041-2/+4
* soc/skl/vr_config: fix GT Loadline for KBL-U/GT3Maxim Polyakov2019-10-041-1/+1
* src/pci_ids: add missing Intel Kaby Lake iGPU PCIIDsMaxim Polyakov2019-10-042-6/+26
* src/pci_ids: add missing Intel Skylake iGPU PCIIDsMaxim Polyakov2019-10-042-2/+16
* soc/skl/vr_config: set Iccmax_gt depends on CPU/GTMaxim Polyakov2019-10-041-9/+13
* soc/intel/braswell/chip.h: Add IGD_MEMSIZE_xxMBFrans Hendriks2019-10-031-0/+5
* intel/fsp_baytrail: Drop some PCI scratchpad register definitionsKyösti Mälkki2019-10-031-25/+0
* intel/quark: Drop xx_DEV_FUNCKyösti Mälkki2019-10-021-4/+0
* intel/skylake: Refactor IRQ assignmentsKyösti Mälkki2019-10-022-88/+46
* intel/pci_devs: Regroup PCI xx_DEVID entriesKyösti Mälkki2019-10-025-164/+172
* intel/baytrail: Replace config_of(dev) with config_of_soc()Kyösti Mälkki2019-10-021-3/+1
* soc/intel: Replace config_of_path() with config_of_soc()Kyösti Mälkki2019-10-0238-63/+63
* soc/intel/skylake: devicetree: introduce PchHdaVcType fsp parameterMichael Niewöhner2019-10-022-0/+7
* intel/pci: Utilise pci_def.h for PCI_BRIDGE_CONTROLKyösti Mälkki2019-10-012-5/+6
* soc/intel/fsp_broadwell_de: Enable SSE and SSE2Kyösti Mälkki2019-09-301-0/+1
* pci_ids: rename PCI_DEVICE_ID_INTEL_SKL_ID_HMaxim Polyakov2019-09-302-2/+2
* soc/intel/skylake: Fix ACPI exception AE_NOT_FOUNDPatrick Rudolph2019-09-301-0/+4
* soc/intel/fsp_baytrail: Drop some __BOOTBLOCK__ guardsKyösti Mälkki2019-09-301-9/+6
* fsp_broadwell_de: Enable early write access to the SPI flashWerner Zeh2019-09-301-0/+2
* intel/fsp_baytrail: Drop unnecessary lookup for PCI 0:0.0Kyösti Mälkki2019-09-291-5/+0
* soc/intel: Rename <intelblocks/chip.h>Kyösti Mälkki2019-09-2922-24/+24
* soc/intel/fsp_broadwell_de: move get_busno1() into vtd.cAndrey Petrov2019-09-263-8/+15
* soc/intel/(apl,skl,cnl,common): Move mkhi_hdr structure definition to commonSridhar Siricilla2019-09-255-48/+18
* soc/fsp_broadwell_de: Add devhide functionalityAndrey Petrov2019-09-245-105/+181
* soc/intel/skylake: lock down TCO on pch finalizeMichael Niewöhner2019-09-221-0/+3
* soc/fsp_broadwell_de: Move function to get CPUBUSNO(1) into common fileAndrey Petrov2019-09-213-11/+19
* soc/fsp_broadwell_de: Use DIMM numbers relative to channelAndrey Petrov2019-09-211-1/+1
* soc/intel/common/intelblocks: Remove PAD_CFG_GPI_GPIO_DRIVER_SCITim Wawrzynczak2019-09-201-7/+0
* src/soc/intel/common/block/cse: Add hmrfpo related functions to cse libSridhar Siricilla2019-09-192-0/+129
* src/soc/intel/{common,cnl,skl,icl}: Move global reset req function to commonSridhar Siricilla2019-09-166-171/+78
* soc/intel/skylake: add some FSP SATA paramsMichael Niewöhner2019-09-152-0/+10
* src/soc: Remove unused include <device/pci_ops.h>Elyes HAOUAS2019-09-1512-12/+0
* intel/broadwell: Replace some __PRE_RAM__ useKyösti Mälkki2019-09-131-1/+1
* soc/intel: Remove some __PRE_RAM__ useKyösti Mälkki2019-09-133-12/+0
* drivers/elog: Add elog_boot_notify()Kyösti Mälkki2019-09-132-8/+3
* soc/intel/cannonlake: Allow coreboot to reserve stack for fspBora Guvendik2019-09-131-0/+1
* soc/intel/cnl: Remove unnecessary FSP UPD “PchPwrOptEnable” usageSubrata Banik2019-09-122-4/+0
* src/{northbridge,soc}: Remove not used #include <elog.h>Elyes HAOUAS2019-09-123-3/+0
* src/soc/intel/common/block/cse: Make hfsts1 common & add helper functionsSridhar Siricilla2019-09-125-84/+103
* soc/intel/cannonlake: Add config for sata devslp pad reset configurationAamir Bohra2019-09-122-0/+15
* soc/intel/{cnl, icl}: Cache the TSEG regionSubrata Banik2019-09-122-0/+6
* soc/{amd, intel}: Make use of common postcar_enable_tseg_cache() APISubrata Banik2019-09-123-33/+6
* intel/fsp2_0: Add help text for FSP_TEMP_RAM_SIZE KconfigSubrata Banik2019-09-112-0/+18
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-17 01:56:46 +0000