index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
intel
Commit message (
Expand
)
Author
Age
Files
Lines
*
soc/intel/skylake: Add RMRRs after all DRHDs
Angel Pons
2020-08-04
1
-11
/
+18
*
soc/intel/broadwell: Add RMRRs after all DRHDs
Angel Pons
2020-08-04
1
-11
/
+18
*
soc/intel/apollolake/acpi.c: Add RMRRs after all DRHDs
Angel Pons
2020-08-04
1
-8
/
+13
*
soc/intel/baytrail: Factor out `acpi_fill_madt()`
Angel Pons
2020-08-04
1
-0
/
+15
*
soc/intel/baytrail: Add MRC SMBus workaround
Mate Kukri
2020-08-03
1
-1
/
+17
*
soc/intel/xeon_sp/cpx: configure STACK_SIZE
Jonathan Zhang
2020-08-03
1
-0
/
+4
*
soc/intel/xeon_sp/cpx: enable PLATFORM_USES_FSP2_2
Jonathan Zhang
2020-08-03
5
-21
/
+22
*
src/soc/intel/jasperlake: Update SD card ACPI device
Aamir Bohra
2020-08-03
2
-0
/
+73
*
Change all assert(0) to BUG()
Julius Werner
2020-08-03
1
-1
/
+1
*
soc/intel/tigerlake: Invoke PCIe root port swapping
Caveh Jalali
2020-08-03
1
-0
/
+10
*
soc/intel/baytrail/northcluster.c: Clean up comments
Angel Pons
2020-08-02
1
-3
/
+6
*
soc/intel/baytrail/sata.c: Fix SATA init sequence
Angel Pons
2020-08-02
1
-4
/
+2
*
soc/intel/baytrail: Add native refcode replacement
Mate Kukri
2020-08-02
8
-32
/
+756
*
soc/intel/baytrail/northcluster.c: Rename variable
Angel Pons
2020-08-02
1
-3
/
+3
*
soc/intel/baytrail/northcluster.c: Tidy up long lines
Angel Pons
2020-08-02
1
-4
/
+2
*
soc/intel/braswell/northcluster.c: Tidy up long lines
Angel Pons
2020-08-02
1
-6
/
+3
*
soc/intel/braswell/northcluster.c: Rename macro
Angel Pons
2020-08-02
1
-12
/
+12
*
soc/intel/{icl,jsl,tgl}: Remove SkipMpInit UPD as deprecated
Subrata Banik
2020-08-01
3
-12
/
+2
*
soc/intel/cannonlake: Fix DMAR when no iGPU is present
Patrick Rudolph
2020-07-31
1
-8
/
+11
*
soc/intel/xeon_sp/cpx: configure DIMM_MAX and DIMM_SPD_SIZE
Jonathan Zhang
2020-07-31
1
-0
/
+11
*
smbios: Fix type 17 for Windows 10
Patrick Rudolph
2020-07-30
1
-53
/
+34
*
soc/intel/tigerlake: Configure TCSS D3Hot and D3Cold
John Zhao
2020-07-29
2
-4
/
+10
*
soc/intel/skylake: Enable HDA depending on devicetree configuration
Felix Singer
2020-07-29
2
-2
/
+3
*
soc/intel/skylake: Enable HECI3 depending on devicetree configuration
Felix Singer
2020-07-29
2
-2
/
+3
*
soc/intel/skylake: Enable eMMC depending on devicetree configuration
Felix Singer
2020-07-29
2
-2
/
+3
*
soc/intel/skylake: Enable TraceHub depending on devicetree configuration
Felix Singer
2020-07-29
2
-2
/
+3
*
soc/intel/skylake: Enable SMBus depending on devicetree configuration
Felix Singer
2020-07-29
2
-5
/
+4
*
soc/intel/skylake: Enable LAN depending on devicetree configuration
Felix Singer
2020-07-29
2
-3
/
+3
*
soc/intel/skylake: Enable SATA depending on devicetree configuration
Felix Singer
2020-07-29
2
-3
/
+3
*
soc/intel/tigerlake: Set default USB3 de-emphasis to -3.5dB
Duncan Laurie
2020-07-29
1
-1
/
+1
*
soc/intel/jasperlake: Clean up report_cpu_info() function
Usha P
2020-07-29
1
-24
/
+4
*
src: Never set ISA Enable on PCI bridges
Angel Pons
2020-07-28
2
-4
/
+2
*
soc/intel/braswell/fadt.c: Use `ACPI_ADDRESS_SPACE_IO` macro
Angel Pons
2020-07-28
1
-5
/
+5
*
broadwell: Factor out PIRQ routing from devicetree
Angel Pons
2020-07-28
2
-29
/
+11
*
soc/intel/cannonlake: Configure SataPwrOptEnable only if SATA is enabled
Felix Singer
2020-07-28
1
-5
/
+1
*
soc/intel/apollolake: Simplify is-device-enabled checks
Felix Singer
2020-07-28
3
-8
/
+7
*
soc/intel/jasperlake: Simplify is-device-enabled checks
Felix Singer
2020-07-28
3
-36
/
+22
*
soc/intel/tigerlake: Simplify is-device-enabled checks
Felix Singer
2020-07-28
3
-72
/
+29
*
Revert "src: Remove unused include <cpu/x86/smm.h>"
Patrick Rudolph
2020-07-28
1
-0
/
+1
*
soc/intel/jasperlake: Invoke PCIe root port swapping
Karthikeyan Ramasubramanian
2020-07-27
1
-0
/
+9
*
soc/intel/tigerlake: Disable CPU PCIe in FSP
Shaunak Saha
2020-07-26
2
-0
/
+7
*
soc/intel/tigerlake: Disable VT-d and no DMAR table for pre-QS platform
John Zhao
2020-07-26
1
-13
/
+27
*
soc/intel/common/basecode: Implement CSE update flow
Rizwan Qureshi
2020-07-26
2
-20
/
+316
*
src/soc/intel: Add include <types.h>
Elyes HAOUAS
2020-07-26
2
-2
/
+2
*
soc/intel/common/gpio_defs: Remove PAD_CFG_NF_BUF_TRIG
Maxim Polyakov
2020-07-26
1
-10
/
+0
*
soc/intel/common/hda: Add HDA ID for Jasper Lake
yan.liu
2020-07-26
1
-0
/
+1
*
soc/intel/jasperlakelake: Rename pch_init() code
Usha P
2020-07-26
6
-6
/
+6
*
src: Update bare access to BOOL CONFIG_ vals to CONFIG()
Martin Roth
2020-07-26
7
-14
/
+14
*
src: Change BOOL CONFIG_ to CONFIG() in comments & strings
Martin Roth
2020-07-26
3
-4
/
+4
*
src: Remove whitespace between 'sizeof' and '('
Elyes HAOUAS
2020-07-26
1
-1
/
+1
[next]