summaryrefslogtreecommitdiffstats
path: root/src/soc/intel
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/skylake: Add RMRRs after all DRHDsAngel Pons2020-08-041-11/+18
* soc/intel/broadwell: Add RMRRs after all DRHDsAngel Pons2020-08-041-11/+18
* soc/intel/apollolake/acpi.c: Add RMRRs after all DRHDsAngel Pons2020-08-041-8/+13
* soc/intel/baytrail: Factor out `acpi_fill_madt()`Angel Pons2020-08-041-0/+15
* soc/intel/baytrail: Add MRC SMBus workaroundMate Kukri2020-08-031-1/+17
* soc/intel/xeon_sp/cpx: configure STACK_SIZEJonathan Zhang2020-08-031-0/+4
* soc/intel/xeon_sp/cpx: enable PLATFORM_USES_FSP2_2Jonathan Zhang2020-08-035-21/+22
* src/soc/intel/jasperlake: Update SD card ACPI deviceAamir Bohra2020-08-032-0/+73
* Change all assert(0) to BUG()Julius Werner2020-08-031-1/+1
* soc/intel/tigerlake: Invoke PCIe root port swappingCaveh Jalali2020-08-031-0/+10
* soc/intel/baytrail/northcluster.c: Clean up commentsAngel Pons2020-08-021-3/+6
* soc/intel/baytrail/sata.c: Fix SATA init sequenceAngel Pons2020-08-021-4/+2
* soc/intel/baytrail: Add native refcode replacementMate Kukri2020-08-028-32/+756
* soc/intel/baytrail/northcluster.c: Rename variableAngel Pons2020-08-021-3/+3
* soc/intel/baytrail/northcluster.c: Tidy up long linesAngel Pons2020-08-021-4/+2
* soc/intel/braswell/northcluster.c: Tidy up long linesAngel Pons2020-08-021-6/+3
* soc/intel/braswell/northcluster.c: Rename macroAngel Pons2020-08-021-12/+12
* soc/intel/{icl,jsl,tgl}: Remove SkipMpInit UPD as deprecatedSubrata Banik2020-08-013-12/+2
* soc/intel/cannonlake: Fix DMAR when no iGPU is presentPatrick Rudolph2020-07-311-8/+11
* soc/intel/xeon_sp/cpx: configure DIMM_MAX and DIMM_SPD_SIZEJonathan Zhang2020-07-311-0/+11
* smbios: Fix type 17 for Windows 10Patrick Rudolph2020-07-301-53/+34
* soc/intel/tigerlake: Configure TCSS D3Hot and D3ColdJohn Zhao2020-07-292-4/+10
* soc/intel/skylake: Enable HDA depending on devicetree configurationFelix Singer2020-07-292-2/+3
* soc/intel/skylake: Enable HECI3 depending on devicetree configurationFelix Singer2020-07-292-2/+3
* soc/intel/skylake: Enable eMMC depending on devicetree configurationFelix Singer2020-07-292-2/+3
* soc/intel/skylake: Enable TraceHub depending on devicetree configurationFelix Singer2020-07-292-2/+3
* soc/intel/skylake: Enable SMBus depending on devicetree configurationFelix Singer2020-07-292-5/+4
* soc/intel/skylake: Enable LAN depending on devicetree configurationFelix Singer2020-07-292-3/+3
* soc/intel/skylake: Enable SATA depending on devicetree configurationFelix Singer2020-07-292-3/+3
* soc/intel/tigerlake: Set default USB3 de-emphasis to -3.5dBDuncan Laurie2020-07-291-1/+1
* soc/intel/jasperlake: Clean up report_cpu_info() functionUsha P2020-07-291-24/+4
* src: Never set ISA Enable on PCI bridgesAngel Pons2020-07-282-4/+2
* soc/intel/braswell/fadt.c: Use `ACPI_ADDRESS_SPACE_IO` macroAngel Pons2020-07-281-5/+5
* broadwell: Factor out PIRQ routing from devicetreeAngel Pons2020-07-282-29/+11
* soc/intel/cannonlake: Configure SataPwrOptEnable only if SATA is enabledFelix Singer2020-07-281-5/+1
* soc/intel/apollolake: Simplify is-device-enabled checksFelix Singer2020-07-283-8/+7
* soc/intel/jasperlake: Simplify is-device-enabled checksFelix Singer2020-07-283-36/+22
* soc/intel/tigerlake: Simplify is-device-enabled checksFelix Singer2020-07-283-72/+29
* Revert "src: Remove unused include <cpu/x86/smm.h>"Patrick Rudolph2020-07-281-0/+1
* soc/intel/jasperlake: Invoke PCIe root port swappingKarthikeyan Ramasubramanian2020-07-271-0/+9
* soc/intel/tigerlake: Disable CPU PCIe in FSPShaunak Saha2020-07-262-0/+7
* soc/intel/tigerlake: Disable VT-d and no DMAR table for pre-QS platformJohn Zhao2020-07-261-13/+27
* soc/intel/common/basecode: Implement CSE update flowRizwan Qureshi2020-07-262-20/+316
* src/soc/intel: Add include <types.h>Elyes HAOUAS2020-07-262-2/+2
* soc/intel/common/gpio_defs: Remove PAD_CFG_NF_BUF_TRIGMaxim Polyakov2020-07-261-10/+0
* soc/intel/common/hda: Add HDA ID for Jasper Lakeyan.liu2020-07-261-0/+1
* soc/intel/jasperlakelake: Rename pch_init() codeUsha P2020-07-266-6/+6
* src: Update bare access to BOOL CONFIG_ vals to CONFIG()Martin Roth2020-07-267-14/+14
* src: Change BOOL CONFIG_ to CONFIG() in comments & stringsMartin Roth2020-07-263-4/+4
* src: Remove whitespace between 'sizeof' and '('Elyes HAOUAS2020-07-261-1/+1