summaryrefslogtreecommitdiffstats
path: root/src/soc/mediatek/mt8173/include
Commit message (Expand)AuthorAgeFilesLines
* soc/mediatek: Fix DSI register definition for MT8186Bo-Chen Chen2022-12-051-0/+1
* soc/mediatek: Create GET_TICK_DLY_REG macro for SPI tick delay settingRex-BC Chen2022-07-291-1/+2
* soc/mediatek: Move wdt_set_req() to common folderBo-Chen Chen2022-07-061-0/+8
* soc/mediatek: Include 'console/console.h' when appropriateElyes HAOUAS2022-03-271-1/+0
* soc/mediatek: move i2c function to common folderRex-BC Chen2021-11-171-0/+5
* soc/mediatek: Move the power domain data under each SoCWeiyi Lu2021-05-051-0/+19
* soc/mediatek: Move the common part of SPI drivers to common/Rex-BC Chen2021-05-051-25/+9
* soc/mediatek/mt8195: Add timer supportYidi Lin2021-04-261-0/+8
* soc/mediatek/mt8173,mt8183: revise SOC DRAM implementationXi Chen2021-03-083-8/+5
* soc/mediatek: rtc: Use `bool` as return typeYidi Lin2021-01-071-0/+1
* soc/mediatek/mt8192: Move flash_controller.c to common/Yidi Lin2020-12-312-78/+1
* soc/mediatek/mt8192: add rtc MT6359P driverYuchen Huang2020-12-281-2/+24
* soc/mediatek: move power status bits under each chipWeiyi Lu2020-09-161-0/+2
* src/soc/mediatek: Add include <types.h>Elyes HAOUAS2020-07-261-0/+1
* src: Remove unused 'include <stdint.h>Elyes HAOUAS2020-07-141-1/+0
* treewide: Add Kconfig variable MEMLAYOUT_LD_FILEFurquan Shaikh2020-06-131-45/+0
* src: Remove redundant includesElyes HAOUAS2020-06-022-2/+0
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-1126-26/+0
* soc/mediatek: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-0526-338/+52
* security/vboot: Decouple measured boot from verified bootBill XIE2020-03-311-1/+1
* soc: Remove copyright noticesPatrick Georgi2020-03-1826-26/+0
* soc/mediatek: Fix typos in commentsElyes HAOUAS2020-02-251-1/+1
* soc/{amd,cavium,mediatek,sifive}: Remove unused <stdlib.h>Elyes HAOUAS2019-12-191-1/+0
* lib/fmap: Add optional pre-RAM cacheJulius Werner2019-11-141-1/+2
* soc/mediatek/mt8183: Add DSI driverHung-Te Lin2019-08-151-0/+1
* soc/mediatek: dsi: Refactor video timing calculationHung-Te Lin2019-08-151-0/+1
* soc/mediatek: dsi: Refactor MIPI TX configurationHung-Te Lin2019-08-131-0/+5
* soc/mediatek: Create common DSI driver from mt8173Hung-Te Lin2019-08-131-284/+3
* soc/mediatek/mt8173: Refactor display driver to share common partsHung-Te Lin2019-08-092-137/+5
* soc/mediatek/mt8173: Remove dual DSI modeHung-Te Lin2019-08-092-9/+3
* mediatek: Refactor I2C code among similar SOCsQii Wang2019-08-021-80/+3
* mediatek: Add SPI tick_dly settingMengqi Zhang2019-06-211-0/+5
* mediatek: Add function to raise the CPU frequencyTristan Shieh2019-04-291-1/+0
* mediatek/mt8183: Fix RTC initialization flowRan Bi2019-04-021-1/+1
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-1/+1
* security/tpm: Fix TCPA log featurePhilipp Deppenwiese2019-03-071-1/+2
* mediatek/mt8183: Add RTC supportRan Bi2019-02-281-70/+4
* symbols.h: Add macro to define memlayout region symbolsJulius Werner2019-02-221-3/+1
* mediatek: Share GPIO external interrupts (EINT) code among similar SoCsChuanjia Liu2018-12-052-58/+24
* src: Remove unneeded include <cbfs.h>Elyes HAOUAS2018-11-161-1/+0
* mediatek: Refactor PMIC wrapper code among similar SoCsTristan Shieh2018-11-162-92/+2
* src: Add missing include <stdint.h>Elyes HAOUAS2018-10-302-0/+4
* mediatek: Refactor USB code among similar SoCsTristan Shieh2018-10-171-144/+2
* mediatek: Refactor memory test code among similar SoCsTristan Shieh2018-09-062-1/+1
* mediatek: Refactor SPI code among similar SOCsTristan Shieh2018-07-271-66/+3
* mediatek: Share GPIO code among similar SOCsTristan Shieh2018-07-202-182/+298
* mediatek: Share PLL code among similar SOCsTristan Shieh2018-07-111-13/+19
* mediatek: Share MMU operation code among similar SOCsTristan Shieh2018-07-111-20/+4
* mediatek: Move mtcmos code to a common directoryTristan Shieh2018-07-021-22/+0
* mediatek: Share mtcmos code among similar SOCsTristan Shieh2018-07-022-6/+14
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-21 04:26:57 +0000