summaryrefslogtreecommitdiffstats
path: root/src/soc/mediatek/mt8192/pll.c
Commit message (Expand)AuthorAgeFilesLines
* soc/mediatek/mt8192: Add function to raise the CCI frequencyWeiyi Lu2021-01-281-0/+25
* soc/mediatek/mt8192: Keep CONN MCU in reset stateWeiyi Lu2020-12-161-0/+6
* soc/mediatek/mt8192: Enable DCMmtk156982020-12-161-0/+28
* soc/mediatek/mt8192: Initialize audio pll tuner frequencyWeiyi Lu2020-12-161-0/+4
* soc/mediatek: Add function to measure clock frequency of MT8192Weiyi Lu2020-10-091-0/+62
* soc/mediatek: Add function to raise the CPU frequency of MT8192Weiyi Lu2020-10-081-0/+25
* soc/mediatek/mt8192: Add PLL and clock init supportWeiyi Lu2020-08-121-0/+436