summaryrefslogtreecommitdiffstats
path: root/src/soc/qualcomm
Commit message (Expand)AuthorAgeFilesLines
* src: Add missing 'include <console/console.h>'Elyes HAOUAS2020-11-172-0/+2
* src: Add missing 'include <console/console.h>'Elyes HAOUAS2020-11-173-0/+3
* mrc_cache: Move code for triggering memory training into mrc_cacheShelley Chen2020-11-131-1/+0
* Delete soc/qualcomm/sdm845Julius Werner2020-11-1225-2631/+0
* sc7180: Correct mmu configuration for AOP SRAM regionsT Michael Turney2020-11-063-3/+6
* sc7180: Fix prefill requirement and correct the fetch start checkVinod Polimera2020-11-021-3/+4
* sc7180: Add Modem region in memlayout to avoid modem cleanup in Secboot reboot.mkurumel2020-11-027-1/+52
* sc7180: enable RECOVERY_MRC_CACHEShelley Chen2020-10-232-21/+6
* trogdor/sc7180: Clarify USE_QC_BLOBS requirementsJulius Werner2020-10-171-0/+1
* sc7180: Enable bootblock compressionJulius Werner2020-10-135-3/+15
* trogdor: Modify DDR training to use mrc_cacheShelley Chen2020-10-094-11/+35
* sc7180: Remove LIMITS_CFG loading in romstage.mkurumel2020-10-072-11/+1
* soc/qualcomm: Drop unneeded empty linesElyes HAOUAS2020-09-2128-44/+0
* sc7180: report hardware watchdog reset after rebootRavi Kumar Bokka2020-09-165-2/+33
* sc7180: clock: Remove unwanted QUPv3 FrequencyTaniya Das2020-09-152-9/+0
* sc7180: Remove QcLib specific changes from CB UARTRoja Rani Yarubandi2020-09-152-6/+3
* include/console/uart: make index parameter unsignedFelix Held2020-09-126-25/+25
* sc7180: Add display hardware pipe line initializationVinod Polimera2020-09-103-0/+196
* sc7180: Add display dsi interface programmingVinod Polimera2020-09-103-0/+189
* sc7180: enable bl31T Michael Turney2020-09-102-0/+8
* sc7180: Add display 10nm phy & pll programming supportVinod Polimera2020-09-097-0/+1508
* sc7180: clock: Add display external clock in corebootTaniya Das2020-09-093-9/+103
* trogdor: Change Memlayout to increase QcLib region from 512 to 596kBAshwin Kumar2020-09-091-4/+4
* trogdor: SoC makefile blob supportashk2020-09-091-0/+78
* src: Drop redundant 'select BOOTBLOCK_CONSOLE'Elyes HAOUAS2020-09-022-2/+0
* src: Remove unused 'include <delay.h>'Elyes HAOUAS2020-08-183-3/+0
* src: Remove unuse '<timestamp.h>Elyes HAOUAS2020-08-182-2/+0
* src: Remove unused '<halt.h>'Elyes HAOUAS2020-08-181-1/+0
* qualcomm/sc7180: Fix TLMM assignments for GPIOs 29, 31 and 32Julius Werner2020-08-031-3/+3
* src/soc/qualcomm: Add include <types.h>Elyes HAOUAS2020-07-264-1/+4
* src: Remove unused 'include <stdint.h>Elyes HAOUAS2020-07-143-3/+0
* src: Remove unused 'include <types.h>'Elyes HAOUAS2020-07-143-3/+0
* soc/qualcomm/sc7180/qupv3_config.c: Add missing includesElyes HAOUAS2020-06-222-1/+2
* treewide: Add Kconfig variable MEMLAYOUT_LD_FILEFurquan Shaikh2020-06-1310-0/+20
* src: Remove unused '#include <timer.h>'Elyes HAOUAS2020-06-021-1/+0
* src: Remove unused 'include <string.h>'Elyes HAOUAS2020-05-181-1/+0
* src: Remove leading blank lines from SPDX headerElyes HAOUAS2020-05-182-6/+0
* src/mainboard: Remove unused 'include <stdlib.h>'Elyes HAOUAS2020-05-131-1/+0
* sc7180: clock: Add support to bump CPU levelsTaniya Das2020-05-113-0/+108
* sc7180: Adjust memory allocations per upstream commentsT Michael Turney2020-05-111-2/+3
* trogdor: QCSDI loading depends on VB2_GBB_FLAG_RUNNING_FAFT setting flagAshwin Kumar2020-05-111-4/+8
* sc7180: Fix for hang during DMA transfer in SPI-NOR flash driversatya priya2020-05-111-4/+7
* treewide: Replace BSD-3-Clause and ISC headers with SPDX headersPatrick Georgi2020-05-1148-1279/+48
* treewide: split off license text, remove extra copyright noticesPatrick Georgi2020-05-1110-22/+10
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-11113-113/+0
* src/: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-092-18/+2
* soc/qualcomm: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-082-20/+2
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-0672-783/+72
* treewide: move copyrights and authors to AUTHORSPatrick Georgi2020-05-0611-32/+8
* treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi2020-05-0680-160/+80
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-15 21:42:34 +0000