summaryrefslogtreecommitdiffstats
path: root/src/soc/qualcomm
Commit message (Expand)AuthorAgeFilesLines
* src: Remove unused '#include <timer.h>'Elyes HAOUAS2020-06-021-1/+0
* src: Remove unused 'include <string.h>'Elyes HAOUAS2020-05-181-1/+0
* src: Remove leading blank lines from SPDX headerElyes HAOUAS2020-05-182-6/+0
* src/mainboard: Remove unused 'include <stdlib.h>'Elyes HAOUAS2020-05-131-1/+0
* sc7180: clock: Add support to bump CPU levelsTaniya Das2020-05-113-0/+108
* sc7180: Adjust memory allocations per upstream commentsT Michael Turney2020-05-111-2/+3
* trogdor: QCSDI loading depends on VB2_GBB_FLAG_RUNNING_FAFT setting flagAshwin Kumar2020-05-111-4/+8
* sc7180: Fix for hang during DMA transfer in SPI-NOR flash driversatya priya2020-05-111-4/+7
* treewide: Replace BSD-3-Clause and ISC headers with SPDX headersPatrick Georgi2020-05-1148-1279/+48
* treewide: split off license text, remove extra copyright noticesPatrick Georgi2020-05-1110-22/+10
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-11113-113/+0
* src/: Replace GPL boilerplate with SPDX headersPatrick Georgi2020-05-092-18/+2
* soc/qualcomm: Replace GPLv2 long form headers with SPDX headerElyes HAOUAS2020-05-082-20/+2
* treewide: replace GPLv2 long form headers with SPDX headerPatrick Georgi2020-05-0672-783/+72
* treewide: move copyrights and authors to AUTHORSPatrick Georgi2020-05-0611-32/+8
* treewide: Move "is part of the coreboot project" line in its own commentPatrick Georgi2020-05-0680-160/+80
* sc7180: Increase SPI flash frequency to 37.5MHzJulius Werner2020-04-301-1/+1
* sc7180: Add I2C driversatya priya2020-04-213-0/+192
* sc7180: Add SPI QUP driverT Michael Turney2020-04-214-0/+275
* sc7180: Add UART supportT Michael Turney2020-04-213-3/+179
* sc7180: Add QUPv3 FW load & configT Michael Turney2020-04-217-0/+1051
* sc7180: clock: Define the UART frequency for QUPV3Taniya Das2020-04-212-1/+2
* soc/qualcomm: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-0525-325/+50
* soc: Remove copyright noticesPatrick Georgi2020-03-18140-165/+0
* src: Remove unneeded 'include <arch/cache.h>'Elyes HAOUAS2020-03-102-2/+0
* sc7180: clock: Fix QUP DFSR configuration for perf levelsTaniya Das2020-02-072-6/+9
* soc/qualcomm/qcs405: Remove unused QCS405_BLSP_SPIElyes HAOUAS2020-01-021-5/+0
* src: Remove unused include <string.h>Elyes HAOUAS2019-12-261-1/+0
* soc/qualcomm/sdm845: Remove unused 'include <timestamp.h>'Elyes HAOUAS2019-12-191-1/+0
* src/soc/qualcomm: Remove unused <stdlib.h>Elyes HAOUAS2019-12-1915-15/+0
* src: Remove unneeded 'include <delay.h>'Elyes HAOUAS2019-12-194-4/+0
* src: Remove unused 'include <halt.h>'Elyes HAOUAS2019-12-191-1/+0
* sc7180: clock: Add support for QUP DFSR configurationTaniya Das2019-12-162-1/+109
* fmap: Make FMAP_CACHE mandatory if it is configured inJulius Werner2019-12-111-1/+2
* printf: Automatically prefix %p with 0xJulius Werner2019-12-112-2/+2
* soc/qualcomm/sc7180: Adapt to recent API changesPatrick Georgi2019-12-052-17/+17
* sc7180: Add USB supportT Michael Turney2019-12-055-0/+886
* sc7180: Add AOP firmware supportRavi Kumar Bokka2019-12-057-2/+85
* sc7180: Add SPI-NOR supportAkash Asthana2019-12-056-3/+452
* sc7180: Add clock driverTaniya Das2019-12-055-1/+448
* Change all clrsetbits_leXX() to clrsetbitsXX()Julius Werner2019-12-0417-100/+100
* ipq40xx: Run python script without explicit 'python' callJulius Werner2019-11-181-1/+1
* soc/qualcomm: Link cbmem.c only in romstageArthur Heymans2019-11-144-5/+2
* lib/fmap: Add optional pre-RAM cacheJulius Werner2019-11-144-3/+7
* arch/arm64: Pass cbmem_top to ramstage via calling argumentArthur Heymans2019-11-033-3/+0
* lib/cbmem_top: Add a common cbmem_top implementationArthur Heymans2019-11-015-5/+5
* sc7180: support bitbang UART w/gpioT Michael Turney2019-11-013-0/+58
* sc7180: Add gpio driverTaniya Das2019-11-014-1/+392
* src/soc: change "unsigned" to "unsigned int"Martin Roth2019-10-2720-101/+101
* src/{device,drivers,mb,nb,soc,sb}: Remove unused 'include <console/console.h>'Elyes HAOUAS2019-10-212-2/+0