index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
rockchip
/
rk3399
/
clock.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
soc/rockchip: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-06
1
-13
/
+2
*
soc: Remove copyright notices
Patrick Georgi
2020-03-18
1
-1
/
+0
*
soc/rockchip: Fix typos
Elyes HAOUAS
2020-02-24
1
-2
/
+2
*
src/soc/rockchip: Remove unused <stdlib.h>
Elyes HAOUAS
2019-12-19
1
-1
/
+0
*
Change all clrsetbits_leXX() to clrsetbitsXX()
Julius Werner
2019-12-04
1
-3
/
+3
*
coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)
Julius Werner
2019-03-08
1
-1
/
+1
*
device/mmio.h: Add include file for MMIO ops
Kyösti Mälkki
2019-03-04
1
-0
/
+1
*
src: Remove duplicated round up function
Elyes HAOUAS
2018-11-29
1
-6
/
+6
*
src/soc: Fix typo
Elyes HAOUAS
2018-08-09
1
-1
/
+1
*
src: Remove non-ascii characters
Martin Roth
2018-05-22
1
-10
/
+10
*
rockchip/rk3399: update the ddr 200MHz frequency configuration
Caesar Wang
2017-06-26
1
-1
/
+1
*
rockchip/rk3399: Add MIPI driver
Nickey Yang
2017-05-18
1
-0
/
+10
*
rockchip/rk3399: remove the delay for enabling SSC
Caesar Wang
2017-05-18
1
-5
/
+0
*
rockchip/rk3399: enable DPLL SSC for DDR EMI test on bob
Caesar Wang
2017-05-11
1
-0
/
+95
*
rockchip/rk3399: set edp pclk to 25MHz
Lin Huang
2017-01-24
1
-0
/
+25
*
rockchip: rk3399: change emmc clk to 148.5MHz
Ziyuan Xu
2016-12-13
1
-2
/
+2
*
rockchip/rk3399: Change 933 DPLL to low jitter rate
Derek Basehore
2016-11-17
1
-1
/
+1
*
rockchip/rk3399: Change PLL configuration to match Linux kernel
Julius Werner
2016-11-17
1
-22
/
+21
*
rockchip/rk3399: Actually remove big CPU initialization from bootblock
Julius Werner
2016-10-07
1
-7
/
+0
*
rockchip: Correct and standardize clock divisor range assertions
Julius Werner
2016-10-06
1
-16
/
+16
*
rockchip/rk3399: Move big CPU cluster initialization into ramstage
Julius Werner
2016-10-06
1
-17
/
+23
*
rockchip/rk3399: Fix rkclk_init() to actually use PERILP1_PCLK_HZ
Julius Werner
2016-10-04
1
-3
/
+3
*
gru: Add watchdog reset support
Julius Werner
2016-09-20
1
-0
/
+6
*
rockchip/rk3399: Add pwm_regulator.c for pwm then ramp boot up cpu
Eric Gao
2016-08-31
1
-3
/
+3
*
rockchip/rk3399 & gru/kevin: support sdram 933MHz on kevin
Lin Huang
2016-08-19
1
-2
/
+2
*
rockchip/rk3399: initialize apll_b
Lin Huang
2016-07-12
1
-36
/
+45
*
rockchip/rk3399: Use apll instead of apll_l define
Lin Huang
2016-07-12
1
-8
/
+8
*
rockchip/rk3399: calculate clocks based on parent clock speed
Lin Huang
2016-07-12
1
-10
/
+8
*
rockchip: rk3399: Add support i2s
Xing Zheng
2016-06-08
1
-0
/
+44
*
rockchip: gru: update the hynix lpddr3 config to run at 928MHz
Shunqian Zheng
2016-06-07
1
-0
/
+4
*
rockchip: rk3399: configure emmc clk
Lin Huang
2016-05-18
1
-0
/
+43
*
rockchip: rk3399: add tsadc driver
Shunqian Zheng
2016-05-18
1
-0
/
+22
*
rockchip: rk3399: add routines to set vop clocks
Shunqian Zheng
2016-05-18
1
-0
/
+121
*
rockchip: rk3399: support saradc
Lin Huang
2016-05-09
1
-0
/
+18
*
rockchip: rk3399: add i2c clock driver
huang lin
2016-05-09
1
-0
/
+104
*
rockchip: rk3399: add spi clock driver
Shunqian Zheng
2016-05-09
1
-0
/
+77
*
rockchip: rk3399: add functions to configure ddrc freq
Shunqian Zheng
2016-05-09
1
-0
/
+41
*
rockchip: rk3399: support basic clock driver
Lin Huang
2016-05-09
1
-1
/
+334
*
rockchip: rk3399: use static pointers to regs as they compile to faster code
Vadim Bendebury
2016-05-09
1
-4
/
+0
*
rockchip: rk3399: add the GRF header file
Lin Huang
2016-05-09
1
-0
/
+5
*
rockchip/rk3399: Add a stub implementation of the rk3399 SOC
huang lin
2016-04-13
1
-0
/
+21