summaryrefslogtreecommitdiffstats
path: root/src/soc/ucb
Commit message (Expand)AuthorAgeFilesLines
* mb/emulation/qemu-riscv: Implement ipi using clint to enable smp in qemu/spike.Philipp Hug2019-12-062-25/+0
* lib/cbmem_top: Add a common cbmem_top implementationArthur Heymans2019-11-011-1/+1
* lib: Rewrite qemu-armv7 ramdetectPatrick Rudolph2019-07-281-9/+3
* arch/non-x86: Flip HAVE_MONOTONIC_TIMER defaultKyösti Mälkki2019-07-091-2/+0
* riscv: Add initial support for 32bit boardsPhilipp Hug2019-02-131-1/+20
* riscv: ARCH_RISCV_RV{32,64} selects ARCH_RISCVRonald G. Minnich2019-01-241-1/+0
* riscv: create Kconfig architecture features for new partsRonald G. Minnich2019-01-171-0/+4
* console: Change BOOTBLOCK_CONSOLE default to `y`Nico Huber2019-01-141-1/+0
* mb/emulation/spike-riscv: Implement mtime_initJonathan Neuschäfer2018-12-052-24/+0
* riscv: add support smp_pause / smp_resumeXiang Wang2018-11-053-0/+30
* arch/riscv: provide a monotonic timerPhilipp Hug2018-09-141-0/+3
* soc/sifive/fu540: Makefile: include mtime_init in ramstagePhilipp Hug2018-09-101-0/+1
* riscv: update mtime initializationXiang Wang2018-09-102-0/+23
* riscv: add support for modifying compiler optionsXiang Wang2018-07-171-0/+12
* riscv: Remove config string supportJonathan Neuschäfer2017-12-021-1/+0
* RISC-V boards: Stop using the config stringJonathan Neuschäfer2017-11-071-1/+4
* soc: Add Kconfig for each soc vendorChris Ching2017-10-231-0/+2
* soc/ucb/riscv: Place CBMEM at top of autodetected RAMJonathan Neuschäfer2016-12-061-2/+7
* soc/ucb/riscv: select BOOTBLOCK_CONSOLEJonathan Neuschäfer2016-08-151-0/+1
* arch/riscv: Move CBMEM into RAMJonathan Neuschäfer2016-07-151-1/+1
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* kbuild: automatically include SOCsStefan Reinauer2015-04-292-2/+4
* kconfig: drop intermittend forwarder filesStefan Reinauer2015-04-071-1/+0
* CBMEM: Always use DYNAMIC_CBMEMKyösti Mälkki2015-01-271-1/+0
* vboot2: add verstageStefan Reinauer2015-01-271-0/+1
* soc/riscv: Fix typo in src/soc/ucb/Makefile.inc.Ronald G. Minnich2015-01-011-1/+1
* UCB RISCV: Switch to DYNAMIC_CBMEMKyösti Mälkki2014-12-091-0/+1
* Add UCB RISCV support for architecture, soc, and emulation mainboard..Ronald G. Minnich2014-12-015-0/+40
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-04 07:34:47 +0000