index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
/
ucb
Commit message (
Expand
)
Author
Age
Files
Lines
*
soc/ucb/riscv: Add chip_operations stub
Kyösti Mälkki
2020-05-28
2
-0
/
+9
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
soc/ucb: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-05
1
-12
/
+2
*
mb/emulation/qemu-riscv: Implement ipi using clint to enable smp in qemu/spike.
Philipp Hug
2019-12-06
2
-25
/
+0
*
lib/cbmem_top: Add a common cbmem_top implementation
Arthur Heymans
2019-11-01
1
-1
/
+1
*
lib: Rewrite qemu-armv7 ramdetect
Patrick Rudolph
2019-07-28
1
-9
/
+3
*
arch/non-x86: Flip HAVE_MONOTONIC_TIMER default
Kyösti Mälkki
2019-07-09
1
-2
/
+0
*
riscv: Add initial support for 32bit boards
Philipp Hug
2019-02-13
1
-1
/
+20
*
riscv: ARCH_RISCV_RV{32,64} selects ARCH_RISCV
Ronald G. Minnich
2019-01-24
1
-1
/
+0
*
riscv: create Kconfig architecture features for new parts
Ronald G. Minnich
2019-01-17
1
-0
/
+4
*
console: Change BOOTBLOCK_CONSOLE default to `y`
Nico Huber
2019-01-14
1
-1
/
+0
*
mb/emulation/spike-riscv: Implement mtime_init
Jonathan Neuschäfer
2018-12-05
2
-24
/
+0
*
riscv: add support smp_pause / smp_resume
Xiang Wang
2018-11-05
3
-0
/
+30
*
arch/riscv: provide a monotonic timer
Philipp Hug
2018-09-14
1
-0
/
+3
*
soc/sifive/fu540: Makefile: include mtime_init in ramstage
Philipp Hug
2018-09-10
1
-0
/
+1
*
riscv: update mtime initialization
Xiang Wang
2018-09-10
2
-0
/
+23
*
riscv: add support for modifying compiler options
Xiang Wang
2018-07-17
1
-0
/
+12
*
riscv: Remove config string support
Jonathan Neuschäfer
2017-12-02
1
-1
/
+0
*
RISC-V boards: Stop using the config string
Jonathan Neuschäfer
2017-11-07
1
-1
/
+4
*
soc: Add Kconfig for each soc vendor
Chris Ching
2017-10-23
1
-0
/
+2
*
soc/ucb/riscv: Place CBMEM at top of autodetected RAM
Jonathan Neuschäfer
2016-12-06
1
-2
/
+7
*
soc/ucb/riscv: select BOOTBLOCK_CONSOLE
Jonathan Neuschäfer
2016-08-15
1
-0
/
+1
*
arch/riscv: Move CBMEM into RAM
Jonathan Neuschäfer
2016-07-15
1
-1
/
+1
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
Remove address from GPLv2 headers
Patrick Georgi
2015-05-21
1
-1
/
+1
*
kbuild: automatically include SOCs
Stefan Reinauer
2015-04-29
2
-2
/
+4
*
kconfig: drop intermittend forwarder files
Stefan Reinauer
2015-04-07
1
-1
/
+0
*
CBMEM: Always use DYNAMIC_CBMEM
Kyösti Mälkki
2015-01-27
1
-1
/
+0
*
vboot2: add verstage
Stefan Reinauer
2015-01-27
1
-0
/
+1
*
soc/riscv: Fix typo in src/soc/ucb/Makefile.inc.
Ronald G. Minnich
2015-01-01
1
-1
/
+1
*
UCB RISCV: Switch to DYNAMIC_CBMEM
Kyösti Mälkki
2014-12-09
1
-0
/
+1
*
Add UCB RISCV support for architecture, soc, and emulation mainboard..
Ronald G. Minnich
2014-12-01
5
-0
/
+40