summaryrefslogtreecommitdiffstats
path: root/src/soc
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/common/block/xhci: Add API to disable USB devicesKarthikeyan Ramasubramanian2019-07-192-0/+102
* soc/intel/common: Add SOC specific function to get XHCI USB infoKarthikeyan Ramasubramanian2019-07-1910-45/+124
* src: Make implicit fall throughs explicitJacob Garber2019-07-192-4/+3
* soc/intel: Use config_of()Kyösti Mälkki2019-07-1864-167/+97
* soc/intel: Fix invalid use of 'static'Kyösti Mälkki2019-07-183-5/+5
* soc/intel: Use config_of_path(SA_DEVFN_ROOT)Kyösti Mälkki2019-07-1829-205/+95
* lib: Remove the BOOTBLOCK_CUSTOM compile guardAsami Doi2019-07-174-4/+10
* amd/stoneyridge/Kconfig: Enable stage cache based on HAVE_ACPI_RESUMESubrata Banik2019-07-171-1/+1
* soc/rockchip/rk3288: Add fall through commentJacob Garber2019-07-171-0/+1
* soc/amd/stoneyridge: Add Merlin Falcon configurationRichard Spiegel2019-07-172-6/+44
* soc/intel/cannonlake: Add device Ids for new CFL SKUs supportLean Sheng Tan2019-07-177-7/+28
* soc/intel: Fix regression with hidden PCI devicesKyösti Mälkki2019-07-176-13/+13
* intel/fsp_baytrail: Avoid preprocessor with HAVE_SMI_HANDLERKyösti Mälkki2019-07-171-2/+4
* soc/intel/{cnl,icl}: Always use CAR NEM enhanced by defaultAngel Pons2019-07-162-4/+2
* soc/intel/common/block/i2c: Set controller state to active in i2c initAamir Bohra2019-07-161-0/+6
* soc/intel/common/block/lpss: Add provision to set controller power stateAamir Bohra2019-07-162-0/+28
* intel/cannonlake: Fix indentationKyösti Mälkki2019-07-151-2/+2
* src: Use '#include <timestamp.h>' when neededElyes HAOUAS2019-07-155-5/+0
* soc/intel/icelake: Update FSP UPDs if IGD is disable in devicetreeSubrata Banik2019-07-142-6/+28
* soc/intel/icelake: Make use of PCH_DEVFN_HDA macroSubrata Banik2019-07-141-1/+1
* soc/nvidia/tegra124: Prevent implicit fallthroughJacob Garber2019-07-131-0/+1
* soc/rockchip/rk3288/include/soc: Add missing include <types.h>Elyes HAOUAS2019-07-131-0/+2
* soc/qualcomm: Remove unneeded '#include <lib.h>'Elyes HAOUAS2019-07-132-2/+0
* soc/intel/cannonlake: Remove unused header files from southbridge.aslAamir Bohra2019-07-131-5/+0
* soc,southbridge/intel: Avoid preprocessor with HAVE_SMI_HANDLERKyösti Mälkki2019-07-133-14/+8
* cpu/x86: Move smm_lock() prototypeKyösti Mälkki2019-07-135-0/+5
* soc/intel/cnl: Sync CONFIG_LPSS_UART_FOR_CONSOLE with FSPNico Huber2019-07-131-0/+3
* arch, include, soc: Use common stdint.hJacob Garber2019-07-123-3/+3
* src: Add missing include <device/pci_ops.h>Elyes HAOUAS2019-07-121-0/+1
* soc/intel/common: Add Coffee Lake H 6+2 Xeon graphics idNico Huber2019-07-122-0/+2
* soc/intel/common: Add CM246 LPC device idNico Huber2019-07-122-0/+2
* mediatek: Fill in input_hertz to coreboot tableTristan Shieh2019-07-112-1/+4
* sdm845: Add AOP firmware supportT Michael Turney2019-07-1110-10/+98
* soc/intel/cannonlake: Add GPID and CGPM methods to GPIO ASLTim Wawrzynczak2019-07-111-0/+50
* soc/intel/intelblocks/gpio: Always expose GPIO PM constantsTim Wawrzynczak2019-07-111-3/+3
* soc/intel/cannonlake: Make EC S0ix notification optional in LPITTim Wawrzynczak2019-07-111-8/+17
* soc/intel/common: Check bios_size and window_size after MIN operationJohn Zhao2019-07-112-2/+2
* soc/intel/common/timer: Move USE_LEGACY_8254_TIMER into common/block/timerSubrata Banik2019-07-119-35/+20
* soc/intel/block/cpu: remove unused USE_COREBOOT_NATIVE_MP_INITArthur Heymans2019-07-101-12/+1
* soc/intel/braswell/acpi/lpc.asl: Allocate used ROM size onlyFrans Hendriks2019-07-101-3/+13
* soc/intel: Drop some HAVE_SMI_HANDLER guardsKyösti Mälkki2019-07-102-2/+2
* soc/intel: Remove invalid smm_relocate stubsKyösti Mälkki2019-07-103-32/+0
* arch/x86: Flip HAVE_MONOTONIC_TIMER defaultKyösti Mälkki2019-07-099-9/+0
* arch/non-x86: Flip HAVE_MONOTONIC_TIMER defaultKyösti Mälkki2019-07-0916-29/+4
* cpu/x86: Flip SMM_TSEG defaultKyösti Mälkki2019-07-0912-12/+0
* soc/amd/stoneyridge,picasso: Switch SMM lock conditionKyösti Mälkki2019-07-092-2/+2
* arch/x86: Avoid HAVE_SMI_HANDLER conditional with smm-classKyösti Mälkki2019-07-093-11/+11
* drivers/intel: Move FSP stage_cache implementation into common blockSubrata Banik2019-07-091-0/+13
* soc/intel/icelake: Refer to soc/soc_chip.h rather than chip.hSubrata Banik2019-07-0915-26/+15
* intel/fsp_baytrail: Move TSC_MONOTONIC_TIMERKyösti Mälkki2019-07-081-0/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-07 19:07:09 +0000