summaryrefslogtreecommitdiffstats
path: root/src/soc
Commit message (Expand)AuthorAgeFilesLines
* rockchip/rk3288: If we fail to read the EDID 5 times in a row, it's an errorDouglas Anderson2015-10-291-2/+2
* intel/skylake: Add USB2 port config for max settingsDuncan Laurie2015-10-281-4/+13
* intel/skylake: Clean up USB configuration in devicetreeDuncan Laurie2015-10-273-30/+195
* FSP1_1: Always use common codeLee Leahy2015-10-272-8/+0
* FSP 1.1: Replace soc_ prefix with fsp_Lee Leahy2015-10-274-293/+293
* FSP 1.1: Move common FSP codeLee Leahy2015-10-2728-1722/+20
* intel/kunimitsu FAB3: Configure LPC to Quiet Mode.pchandri2015-10-273-1/+5
* intel/skylake: IRQ programming through UPDSubrata Banik2015-10-276-45/+466
* intel/skylake: FSP 1.7.0 MemoryInit/SiliconInit params updateRizwan Qureshi2015-10-274-12/+36
* intel/kunimitsu Fab3: Strengthening Rcomp target CTRL valuepchandri2015-10-271-0/+1
* intel/skylake: Add support for Gfx PEIM (AKA GOP)robbie zhang2015-10-273-16/+92
* fsp/intel common: Add support for Gfx PEIM (AKA GOP)robbie zhang2015-10-271-0/+6
* rockchip/rk3288: Remove 1392MHz option for RK3288 APLLDavid Hendricks2015-10-252-3/+0
* rockchip/rk3288: Add 1416MHz as an option for RK3288 APLLDavid Hendricks2015-10-252-0/+3
* rockchip/rk3288: Add 600MHz as an option for RK3288 APLLDavid Hendricks2015-10-252-0/+3
* Intel: Move MCRS ResourceTemplate outside of _CRS methodMartin Roth2015-10-231-117/+116
* intel/fsp_baytrail: Fix logging of ISPEnable optionDavid Imhoff2015-10-231-2/+2
* soc/intel/broadwell: fix USBDEBUG copy-pastaGeorg Wicherski2015-10-154-95/+3
* nvidia/tegra210: Drop FSF addressPatrick Georgi2015-10-151-1/+1
* cpu/mtrr.h: Fix macro names for MTRR registersAlexandru Gagniuc2015-10-1519-119/+119
* skylake: ACPI: Fix compiler warnings with iasl-20150717Duncan Laurie2015-10-146-162/+171
* t132: Add TIMESTAMP region to memlayout.ldFurquan Shaikh2015-10-131-1/+2
* skylake: add support for verstageAaron Durbin2015-10-113-0/+20
* soc/intel/common: use prog_locate() for finding fsp.binAaron Durbin2015-10-111-6/+3
* skylake: Leave SPI controller enabledLee Leahy2015-10-111-5/+0
* skylake: SPI code cleanupLee Leahy2015-10-114-12/+11
* tegra132: increase romstage size for vbootAaron Durbin2015-10-111-2/+2
* vboot: remove remnants of VBOOT_STUBAaron Durbin2015-10-113-3/+0
* intel fsp1_1: prepare for romstage vboot verification splitAaron Durbin2015-10-115-99/+24
* soc/intel/common: remove chipset specific callsAaron Durbin2015-10-116-20/+6
* intel SOC common: Remove unused parametersLee Leahy2015-10-114-10/+8
* Braswell: Modify CB to accomodate new FSPv83Subrata Banik2015-10-113-11/+7
* Skylake: remove the out-dated VR config and un-needed 24mhz calibrationrobbie zhang2015-10-112-121/+0
* skylake: ajdust cache-as-ram region to 64KiBAaron Durbin2015-10-111-1/+1
* intel: update common and FSP cache-as-ram parametersAaron Durbin2015-10-113-14/+31
* Do not show HAVE_MTC on non-tegra210Vladimir Serbinenko2015-10-111-1/+1
* cbfs: add struct cbfsfAaron Durbin2015-10-073-5/+11
* Add EM100 'hyper term' spi console support in ramstage & smmMartin Roth2015-10-054-0/+4
* drivers/uart/Kconfig: Select 8250 mem when 8250 mem32 is enabledAlexandru Gagniuc2015-10-041-1/+0
* tegra124: use the common verstage flowAaron Durbin2015-10-021-12/+3
* broadcom/cygnus: remove verstage.cAaron Durbin2015-10-021-32/+0
* tegra132/tegra210: remove verstage.cAaron Durbin2015-10-012-2/+0
* intel/fsp_baytrail: Remove unused MICROCODE_INCLUDE_PATH from KconfigWerner Zeh2015-10-011-5/+0
* vboot: provide a unified flow for separate verstageAaron Durbin2015-09-304-95/+2
* cpu: microcode: Use microcode stored in binary formatAlexandru Gagniuc2015-09-3016-152/+10
* skylake: select HAVE_INTEL_FIRMWAREAaron Durbin2015-09-292-93/+1
* intel: auto include intel/common/firmwareAaron Durbin2015-09-294-4/+0
* skylake: Work around issue in ACPI interpreterDuncan Laurie2015-09-281-2/+12
* skylake: ACPI: Remove Configurable TDP support codeDuncan Laurie2015-09-282-242/+0
* coreboot: move TS_END_ROMSTAGE to one spotAaron Durbin2015-09-244-8/+0