summaryrefslogtreecommitdiffstats
path: root/src/soc
Commit message (Expand)AuthorAgeFilesLines
* arch/io.h: Drop unnecessary includeKyösti Mälkki2019-03-04132-132/+0
* arch/io.h: Add missing includesKyösti Mälkki2019-03-045-0/+5
* Fix <io.h> includesKyösti Mälkki2019-03-042-2/+1
* soc/intel/cannonlake: Move common definitions to a header fileRizwan Qureshi2019-03-043-20/+28
* soc/intel/cnl/acpi: add ish ACPI deviceJett Rink2019-03-042-0/+25
* soc/intel/cannonlake: Fix DSDT compile remarksLijian Zhao2019-03-042-6/+3
* src/soc/intel/braswell/cpu.c: Set up local APICFrans Hendriks2019-03-041-0/+4
* {src/include},{soc/intel): Configure HDA codecsFrans Hendriks2019-03-044-44/+4
* arch/x86/acpi: Remove obsolete acpi_gen_regaddr resv fieldElyes HAOUAS2019-03-046-38/+38
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-01126-1/+126
* soc/intel/skylake: Unify serial IRQ optionsNico Huber2019-03-015-22/+12
* ACPI: Rename FADT model and set it to zeroElyes HAOUAS2019-03-013-3/+3
* src/soc/intel/braswell/northcluster.c: Correct calculation of FSP memory areaFrans Hendriks2019-02-281-3/+11
* soc/intel/cannonlake: Add CometLake SoC supportSubrata Banik2019-02-281-0/+8
* src/soc/intel/braswell/southcluster.c: Config ISA DMA controllerFrans Hendriks2019-02-281-0/+3
* soc/intel/braswell: Correct configuration of interruptsFrans Hendriks2019-02-282-3/+121
* src/soc/intel/braswell/acpi/irqlinks.asl: Allow IRQ10 and 11 for all LNKxFrans Hendriks2019-02-281-8/+9
* soc/intel/cannonlake: Disable ACPI mode on BS_DEV_INIT exitFurquan Shaikh2019-02-281-4/+10
* mediatek/mt8183: Add RTC supportRan Bi2019-02-288-256/+718
* intel/spi: Switch to native PCI config accessorsKyösti Mälkki2019-02-284-126/+14
* intel/spi: Fix use of __SIMPLE_DEVICE__Kyösti Mälkki2019-02-283-3/+3
* soc/intel/cannonlake: Add PCH series check for CML LP PCHMaulik V Vaghela2019-02-281-7/+13
* soc/intel/cannonlake: Add Comet Lake U SA 2+2 Device IDSubrata Banik2019-02-282-0/+2
* soc/intel/skylake: Remove redundant PM emulation timer macrosSubrata Banik2019-02-281-4/+0
* console: Split loglevel for fast and slowKyösti Mälkki2019-02-271-1/+1
* soc/intel/cannonlake: Add a config for configuring SD_VDD1_PWR_EN#Rizwan Qureshi2019-02-274-2/+32
* soc/intel/cannonlake: Add ASL functions to manipulate RX/TX buffersRizwan Qureshi2019-02-273-0/+52
* soc/cavium/cn81xx: Drop VBOOT_RETURN_FROM_VERSTAGEPatrick Rudolph2019-02-271-1/+0
* soc/intel/cannonlake: Disable ACPI mode as part of pmc_soc_initFurquan Shaikh2019-02-271-2/+18
* soc/amd: Remove defined but unwritten functionsRichard Spiegel2019-02-262-3/+0
* soc/cavium/cn81xx: Enable RNG for DRAM initPatrick Rudolph2019-02-261-0/+46
* mediatek/mt8183: Modify I2C source clockQii Wang2019-02-261-0/+3
* soc/intel/cannonlake: Update GPIO definitions for Virtual GPIORizwan Qureshi2019-02-265-164/+163
* soc/intel/common: Include cometlake PCH IDsRonak Kanabar2019-02-2616-1/+52
* security/vboot: Add measured boot modePhilipp Deppenwiese2019-02-257-1/+8
* soc/cavium/common: Make ecam0_get_bar_val commonPatrick Rudolph2019-02-254-45/+108
* soc/amd/common: Fix AmdLateRunApTask()Kyösti Mälkki2019-02-253-26/+6
* soc/intel/common: Include cometlake SA IDsRonak Kanabar2019-02-243-0/+50
* soc/intel/common: Include cometlake CPU IDsRonak Kanabar2019-02-243-0/+13
* soc/intel/cannonlake: Make few more whitespace proper in MCH nameSubrata Banik2019-02-231-1/+1
* drivers/cavium: Add UART PCI driverPatrick Rudolph2019-02-224-12/+43
* soc/intel/cannonlake: Add support for setting FSP-S PcieRpHotPlug from device...Jeremy Soller2019-02-222-0/+4
* soc/intel/cannonlake: Add ASL function for setting pad modeRizwan Qureshi2019-02-223-0/+26
* symbols.h: Add macro to define memlayout region symbolsJulius Werner2019-02-2224-58/+48
* rockchip/rk3399: Fix BL31 bootmem regionsJulius Werner2019-02-223-0/+39
* soc/intel/cannonlake: Add whitespace proper in CPU/MCH/IGD nameSubrata Banik2019-02-221-6/+6
* mediatek/mt8183: Support gpio eh and rsel setting for I2Cjg_poxu2019-02-212-0/+62
* soc/intel/cannonlake: SoC specific microcode update checkRonak Kanabar2019-02-211-0/+33
* ACPI: Correct asl_compiler_revision valueElyes HAOUAS2019-02-213-3/+6
* soc/intel/cannonlake: Add field to identify single channel memoryShelley Chen2019-02-212-12/+27
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-12 08:05:15 +0000