summaryrefslogtreecommitdiffstats
path: root/src/soc
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/cmn/lpc: Add APIs to enable/disable LPC write protect (WP)Subrata Banik2022-04-213-0/+30
* soc/intel/cmn/pch/lockdown: Perform additional SPI lock configurationSubrata Banik2022-04-211-0/+9
* soc/intel/cannonlake: Drop unused LPC BIOS Control macroSubrata Banik2022-04-211-4/+0
* soc/intel/common/block/cse: Simplify CSE final opsAngel Pons2022-04-211-20/+5
* soc/intel: clean up dmi driver codeWonkyu Kim2022-04-2010-65/+2
* soc/intel/cmn/{block, pch}: Migrate GPMR driverSubrata Banik2022-04-205-38/+23
* soc/intel/alderlake: Enable Pre Reset CPU TelemetryBora Guvendik2022-04-191-0/+1
* soc/intel/cmn/fast_spi: Add API to set SPI controller VCLSubrata Banik2022-04-193-0/+28
* soc/intel/cmn/fast_spi: Add API to clear outstanding SPI statusSubrata Banik2022-04-192-0/+10
* soc/intel/cmn/fast_spi: Add API to check if SPI Cycle In ProgressSubrata Banik2022-04-192-0/+14
* soc/intel/cmn/lpc: Fix typo from FAST_SPIBAR to LPCSubrata Banik2022-04-191-1/+1
* soc/intel/cmn/fast_spi: Use tab instead spaceSubrata Banik2022-04-191-3/+3
* soc/amd/sabrina: Allow to specify custom SPL FileKarthikeyan Ramasubramanian2022-04-143-0/+25
* soc/intel/common/gpio: Add PAD_CFG_GPI_SCI_LOW/HIGH_LOCK macroEric Lai2022-04-141-0/+6
* soc/intel/cmn/{block, pch}: Rename configs from `DMI` to `GPMR`Subrata Banik2022-04-145-13/+13
* soc/intel/cmn/gpmr: Enhance GPMR driverSubrata Banik2022-04-143-2/+49
* intel/common/block: rename dmi folder to gpmr as starting gpmr migrationWonkyu Kim2022-04-144-7/+7
* soc/amd/sabrina: Maintain a single copy of PSP Level2 entriesKarthikeyan Ramasubramanian2022-04-141-1/+5
* soc/qualcomm/common: Make clock_configure() check for exact matchesShelley Chen2022-04-144-14/+30
* soc/intel/cmn/xhci: Add function to reset the XHCI controllerSubrata Banik2022-04-133-0/+28
* soc/qualcomm/common: Fix mem_chip_info bugs in QcLib glueRavi Kumar Bokka2022-04-131-9/+17
* soc/intel/alderlake: Add support for UFS controllerMeera Ravindranath2022-04-132-0/+6
* soc/intel/alderlake: Allow mainboard to configure USB2 Phy power gatingSridhar Siricilla2022-04-132-0/+9
* soc/intel/alderlake/include/soc/iomap.h: Add ADL PCH-S reserved spacesMichał Żygowski2022-04-121-0/+8
* soc/intel/common: register generic LPC resourcesMichael Niewöhner2022-04-121-0/+32
* soc/intel/alderlake/bootblock/pch.c: Enable SIO 4e/4f ports decodingMichał Żygowski2022-04-111-2/+2
* soc/intel/alderlake/Kconfig: Set correct P2SB BAR for ADL PCH-SMichał Żygowski2022-04-111-0/+1
* soc/intel/alderlake/include/soc/bootblock.h: Allow to build with PCH-SMichał Żygowski2022-04-111-1/+2
* soc/intel/alderlake: Select FSP2.3 for ADL-SMichał Żygowski2022-04-111-1/+2
* soc/intel/alderlake: Introduce PCH-S symbolMichał Żygowski2022-04-111-0/+6
* soc/intel/adl: Disable FSP debug output if !FSP_ENABLE_SERIAL_DEBUGSubrata Banik2022-04-112-9/+20
* mb/google,samsung: Drop init_bootmode_straps()Kyösti Mälkki2022-04-091-0/+1
* soc/intel/apollolake: Correct enum for PrimaryVideoAdaptor FSP parameterWerner Zeh2022-04-081-2/+2
* soc/intel/common/cse: Show CSE device slot and function number properlySubrata Banik2022-04-081-3/+3
* soc/intel/cse: Allow calling all functions associated with `cse_final`Subrata Banik2022-04-081-1/+1
* soc/intel/common: Update CSE sub partition updateSridhar Siricilla2022-04-071-6/+33
* soc/intel/alderlake: Hook up PAVP to KconfigLean Sheng Tan2022-04-071-0/+1
* soc/intel/alderlake: Hook up VrPowerDeliveryDesign to devicetreeLean Sheng Tan2022-04-072-0/+9
* soc/intel/denverton_ns/chip.c: add soc_acpi_name functionJeff Daly2022-04-071-0/+91
* soc/intel/denverton_ns: add common device function macrosJeff Daly2022-04-071-20/+101
* soc/mediatek/mt8186: Disable unused powerRex-BC Chen2022-04-072-0/+4
* soc/intel/alderlake: Add support to update descriptor at runtimeReka Norman2022-04-074-0/+107
* soc/intel/alderlake: Remove ALDERLAKE_A0_CONFIG_PMC_DESCRIPTOR KconfigSridhar Siricilla2022-04-075-103/+0
* soc/intel/(cnl, jsl, tgl): Enable SOC_INTEL_COMMON_BASECODESridhar Siricilla2022-04-063-0/+3
* soc/intel/alderlake: Enable debug driver for Alder Lake platformSridhar Siricilla2022-04-062-0/+5
* soc/intel/common: Add support to control coreboot and Intel SoC featuresSridhar Siricilla2022-04-065-0/+71
* soc/intel/ehl/fsp_params: Set Intel Speed Step (Eist) from devicetreeUwe Poeche2022-04-061-0/+3
* soc/intel/common: Add IOE SBI access for TCSS functionsJohn2022-04-062-0/+20
* soc/intel/common: Abstract the common TCSS functionsJohn2022-04-0610-38/+36
* soc/intel/alderlake: Add HID for DPTF Battery ParticipantVarshit B Pandya2022-04-051-0/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-01 05:10:37 +0000