summaryrefslogtreecommitdiffstats
path: root/src/soc
Commit message (Expand)AuthorAgeFilesLines
* soc/amd/common/acpi/cppc: add nominal and minimum frequenciesFelix Held2022-08-172-2/+11
* soc/amd/common/fsp: add common CPPC data HOB supportFelix Held2022-08-174-0/+70
* soc/intel/alderlake/acpi: Changing USB ports indexing.Adam Mills2022-08-171-4/+4
* soc/amd/cezanne,picasso,sabrina/smihandler: add comment about SMN accessFelix Held2022-08-173-0/+15
* soc/intel/alderlake: Fill ucode loading UPD if USE_FSP_MP_INIT enableSubrata Banik2022-08-161-1/+10
* soc/intel/common/cpu: Remove the address-of (`&`) operator usageSubrata Banik2022-08-161-2/+2
* soc/amd/common/fsp/fsp-acpi: rework HOB pointer validity checkFelix Held2022-08-151-1/+1
* soc/amd/common/block/psp: Add psp_set_tpm_irq_gpioRaul E Rangel2022-08-154-0/+48
* soc/amd/*: move reset_i2c_peripherals call after early GPIO setupFelix Held2022-08-154-8/+9
* soc/intel/common/block/cse: Tidy up table in commentAngel Pons2022-08-141-3/+3
* soc/qualcomm/sc7280: Add SocInfo support in corebootTaniya Das2022-08-143-0/+106
* Revert "soc/amd/sabrina: Re-init eSPI in bootblock"Karthikeyan Ramasubramanian2022-08-141-3/+3
* broadwell: Decouple LPDDR3 DQ/DQS maps from `pei_data`Angel Pons2022-08-143-0/+21
* soc/intel/broadwell: Consolidate SPD handlingAngel Pons2022-08-143-16/+35
* broadwell: Move some MRC/refcode settings to devicetreeAngel Pons2022-08-142-0/+10
* mb/google/auron: Move SPD file handling to chipsetAngel Pons2022-08-143-0/+100
* broadwell: Compute channel disable masks at runtimeAngel Pons2022-08-142-0/+22
* soc/amd/mendocino/chipset_rembrandt: use right chipset folderFelix Held2022-08-131-1/+1
* src/mb: Update unlicensable files with the CC-PDDC SPDX IDMartin Roth2022-08-131-0/+2
* soc/mediatek/mt8188: Initialize DFDRex-BC Chen2022-08-132-0/+12
* soc/mediatek: Move common definition of DFD to common folderRex-BC Chen2022-08-134-36/+4
* soc/mediatek/mt8188: Fix the order of register address in addressmap.hRex-BC Chen2022-08-131-1/+1
* soc/mediatek/mt8188: Add tracker dumpRex-BC Chen2022-08-134-0/+15
* soc/mediatek/mt8188: replace SPDX identifiers to GPL-2.0-only OR MITMacpaul Lin2022-08-1335-35/+35
* Revert "soc/intel/alderlake: Enable energy efficiency turbo mode"Jeremy Compostella2022-08-131-2/+0
* soc/amd/cezanne,common: factor out CPPC code to common AMD SoC codeFelix Held2022-08-127-3/+7
* soc/amd/mendocino: clear Port80 enable bit in ESPI DecodeJon Murphy2022-08-121-1/+0
* soc/(amd|rockchip): Update vb2ex_hwcrypto implementations to new API reqJulius Werner2022-08-122-10/+3
* soc/mediatek/mt8186: Enable USB macro controlAllen-KH Cheng2022-08-124-2/+12
* Fix Alder Lake and Raptor Lake Device ID'sMaximilian Brune2022-08-122-87/+82
* Add missing ADL-S device identificationMaximilian Brune2022-08-122-0/+6
* soc/intel/meteorlake: Provide access to IOE through P2SB SBI for TCSSJohn Zhao2022-08-124-4/+22
* soc/intel/common: Delete the TBT authenticaton functionJohn Zhao2022-08-121-5/+0
* soc/intel/alderlake: Fix DDR5 channel mappingAngel Pons2022-08-121-8/+6
* soc/intel/meteorlake: Have non prefetchable MMIO for IGD BAR0Wonkyu Kim2022-08-121-0/+1
* soc/intel/common: Ignore prefetch PCI attribute for IGD BAR0Wonkyu Kim2022-08-122-1/+19
* treewide: Rename Sabrina to MendocinoJon Murphy2022-08-1167-132/+132
* src/mb: Add SPDX identifiers to files missing themMartin Roth2022-08-111-0/+2
* src/soc/intel/mtl: Add VPU supportSrinidhi N Kaushik2022-08-112-0/+5
* soc/intel/tigerlake: Add USBOTG and CrashLog to irq tableFrans Hendriks2022-08-102-0/+3
* mb/google/{zork,guybrush,skyrim},soc/amd/espi: Fix vw_irq_polarityRaul E Rangel2022-08-101-7/+37
* soc/amd/sabrina: Rename PSP SPL defaultMarshall Dawson2022-08-081-1/+1
* soc/amd/sabrina: Rename PSP whitelist defaultMarshall Dawson2022-08-081-1/+1
* soc/amd/sabrina: Use new mendocino amd_blobsMarshall Dawson2022-08-071-32/+32
* soc/intel/alderlake: Fix RPL-P 282 15W GT ICC MAXJeremy Compostella2022-08-071-2/+2
* soc/amd/sabrina: Enable PSP Crypto Co-Processor (CCP) DMAKarthikeyan Ramasubramanian2022-08-071-1/+1
* soc/amd/sabrina: Re-init eSPI in bootblockKarthikeyan Ramasubramanian2022-08-071-3/+3
* soc/intel/tigerlake: Expose In-Band ECC config to mainboardFrans Hendriks2022-08-072-0/+37
* soc/intel/mtl: Remove deprecated FSP optionSrinidhi N Kaushik2022-08-051-1/+0
* soc/amd/cezanne/cppc: drop duplicate newlineFelix Held2022-08-041-1/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-16 01:02:59 +0000