index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
Commit message (
Expand
)
Author
Age
Files
Lines
*
soc/intel/common/block: Add space before comment delimiter
Subrata Banik
2021-07-24
2
-10
/
+10
*
soc/amd/common/block/cpu/mca/mca_common: remove additional newline
Felix Held
2021-07-24
1
-1
/
+0
*
soc/amd/stoneyridge/fch: change sb prefix of sb_clk_output_48Mhz to fch
Felix Held
2021-07-23
2
-2
/
+2
*
soc/amd/picasso/fch: change sb prefix of sb_clk_output_48Mhz to fch
Felix Held
2021-07-23
1
-2
/
+2
*
soc/amd/picasso/fch: make sb_clk_output_48Mhz static
Felix Held
2021-07-23
2
-2
/
+1
*
soc/qualcomm: move uart_bitbang UART w/gpio code to common
Ravi Kumar Bokka
2021-07-22
5
-3
/
+19
*
sc7180: Add target specific GPIO pin definitions
Taniya Das
2021-07-22
3
-214
/
+3
*
soc/amd/cezanne/mca: add and use mca_bank_name[]
Felix Held
2021-07-21
1
-3
/
+38
*
soc/amd/cezanne: enable crypto in psp_verstage
Kangheui Won
2021-07-21
6
-16
/
+49
*
commonlib/timestamp,amd/common/block/cpu: Add uCode timestamps
Raul E Rangel
2021-07-21
1
-0
/
+4
*
soc/qualcomm/sc7280: Replace gpio offset value with macro
Taniya Das
2021-07-21
1
-1
/
+1
*
sc7180: Renaming the GPIO macro in QSPI and I2C driver
Ravi Kumar Bokka
2021-07-21
2
-5
/
+5
*
soc/qualcomm/common/gpio: Define a macro for the gpio offset
Taniya Das
2021-07-21
1
-0
/
+1
*
soc/mediatek/mt8195: modify mt6360 interface
Rex-BC Chen
2021-07-21
2
-42
/
+72
*
soc/mediatek/mt8195: redefine mt6360_regulator_id
Rex-BC Chen
2021-07-21
2
-58
/
+57
*
soc/intel/alderlake: Add support for I2C6 and I2C7
Varshit B Pandya
2021-07-20
7
-1
/
+29
*
soc/amd/picasso/makefile: order source files alphabetically
Felix Held
2021-07-20
1
-15
/
+15
*
soc/amd/cezanne/makefile: order source files alphabetically
Felix Held
2021-07-20
1
-4
/
+4
*
soc/amd/{cezanne,picasso}: Escape PSP_VERSTAGE_FILE default
Raul E Rangel
2021-07-19
2
-2
/
+2
*
soc/amd/{common,cezanne}: Implement HAVE_PAYLOAD_PRELOAD_CACHE
Raul E Rangel
2021-07-19
4
-0
/
+37
*
soc/intel/common: Rename kconfig PMC_EPOC
Lean Sheng Tan
2021-07-19
5
-6
/
+6
*
soc/amd/cezanne: Start loading APOB asynchronously
Raul E Rangel
2021-07-18
2
-1
/
+12
*
soc/amd/common/apob: Add support for asynchronously reading APOB_NV
Raul E Rangel
2021-07-18
2
-1
/
+60
*
soc/amd/common/apob: Switch to using fmap_locate_area_as_rdev
Raul E Rangel
2021-07-18
1
-21
/
+14
*
soc/amd/common/block/lpc/spi_dma: Yield after completing transaction
Raul E Rangel
2021-07-18
1
-0
/
+3
*
soc/amd/common/block/lpc/spi_dma: Use mutex to protect DMA registers
Raul E Rangel
2021-07-18
1
-0
/
+7
*
soc/amd/common/block/lpc/spi_dma: Implement SPI DMA functionality
Raul E Rangel
2021-07-18
3
-5
/
+202
*
soc/amd/common/block/graphics: add GPU PCI ID for Barcelo
Felix Held
2021-07-17
1
-1
/
+2
*
soc/amd/cezanne/graphics: add VBIOS ID remapping for Barcelo
Felix Held
2021-07-17
3
-1
/
+23
*
soc/intel/alderlake: Select INTEL_GMA_OPREGION_2_1
Meera Ravindranath
2021-07-17
1
-0
/
+1
*
soc/intel/elkhartlake: Expose FIVR config to mainboard
Lean Sheng Tan
2021-07-17
2
-11
/
+75
*
soc/intel/common/block: Drop unused `intelblocks/mp_init.h` include
Subrata Banik
2021-07-17
1
-1
/
+0
*
soc/intel/cannonlake: Make use of `cpu/intel/cpu_ids.h'
Subrata Banik
2021-07-17
1
-1
/
+1
*
soc/intel/elkhartlake: Make use of `cpu/intel/cpu_ids.h'
Subrata Banik
2021-07-17
2
-2
/
+1
*
soc/intel/jasperlake: Make use of `cpu/intel/cpu_ids.h'
Subrata Banik
2021-07-17
2
-2
/
+1
*
soc/intel/apollolake: Make use of `cpu/intel/cpu_ids.h'
Subrata Banik
2021-07-17
1
-1
/
+1
*
soc/intel/icelake: Make use of `cpu/intel/cpu_ids.h'
Subrata Banik
2021-07-17
2
-2
/
+1
*
soc/intel/skylake: Make use of `cpu/intel/cpu_ids.h'
Subrata Banik
2021-07-17
2
-2
/
+1
*
soc/intel/tigerlake: Make use of `cpu/intel/cpu_ids.h'
Subrata Banik
2021-07-17
3
-3
/
+3
*
soc/intel/alderlake: Make use of `cpu/intel/cpu_ids.h'
Subrata Banik
2021-07-17
3
-3
/
+1
*
cpu/intel: Add dedicated file to grow Intel CPUIDs
Subrata Banik
2021-07-17
4
-54
/
+5
*
soc/intel/xeon_sp/cpx: Align Cooper Lake CPUID as per EDS
Subrata Banik
2021-07-17
1
-2
/
+2
*
include/cpu/amd/msr: don't redefine the IA32_BIOS_SIGN_ID MSR
Felix Held
2021-07-16
1
-1
/
+1
*
soc/amd/cezanne: add ACPI CPPC support for AMD
Julian Schroeder
2021-07-15
5
-0
/
+215
*
soc/amd/common/block/cpu/mca/mcax: print all MCAX registers
Felix Held
2021-07-15
1
-3
/
+22
*
soc/amd/common/block/cpu/mca: make building the BERT support conditional
Felix Held
2021-07-15
1
-3
/
+3
*
soc/amd/common/block/cpu/mca: commonize mca_check_all_banks
Felix Held
2021-07-15
4
-55
/
+43
*
soc/amd/common/block/cpu/mca/mca: factor out mca_skip_check
Felix Held
2021-07-15
1
-1
/
+6
*
soc/amd/stoneyridge/mca: implement and use mca_has_expected_bank_count
Felix Held
2021-07-15
2
-0
/
+9
*
soc/amd/common/block/cpu/mca: move function prototypes to local header
Felix Held
2021-07-15
5
-2
/
+5
[next]