summaryrefslogtreecommitdiffstats
path: root/src/soc
Commit message (Expand)AuthorAgeFilesLines
* soc/amd/picasso: Clean up includesElyes Haouas2022-10-144-3/+7
* soc/amd/sata.c: Hook up directly in devicetreeArthur Heymans2022-10-144-21/+4
* soc/amd/*: Hook up IOMMU ops in devicetreeArthur Heymans2022-10-148-24/+8
* soc/amd/*: Hook up LPC ops in devicetreeArthur Heymans2022-10-148-22/+8
* soc/amd/*: Hook up SMBus ops to devicetreeArthur Heymans2022-10-148-16/+8
* soc/amd: factor out common eMMC codeFelix Held2022-10-1415-54/+13
* soc/intel/alderlake: Create helper header file for UFSSubrata Banik2022-10-141-0/+27
* soc/intel/alderlake: Add UFS PCR IDSubrata Banik2022-10-141-0/+2
* soc/mediatek/mt8186: Add DEVAPC settings for ADSPTinghan Shen2022-10-144-3/+151
* soc/mediatek/mt8186: Inititalize ADSPTinghan Shen2022-10-145-0/+39
* soc/mediatek/mt8186: Add mtcmos power-on control for ADSPMandy Liu2022-10-144-1/+44
* soc/mediatek/mt8186: Enable ADSP clockMandy Liu2022-10-141-2/+5
* soc/intel/alderlake: Fix unknown voltage in SMBIOSZhixing Ma2022-10-141-0/+1
* soc/intel/alderlake: Fix unknown max speed in SMBIOSZhixing Ma2022-10-142-0/+15
* soc/amd/stoneyridge: move northbridge ops to northbridge deviceFelix Held2022-10-142-4/+4
* soc/amd/stoneyridge: use devicetree ops over pci driverFelix Held2022-10-144-35/+8
* soc/amd/stoneyridge: Hook up device_operations in chipset.cbFelix Held2022-10-143-44/+14
* soc/amd/stoneyridge: add chipset devicetreesFelix Held2022-10-133-0/+88
* soc/amd/*: Hook up GPU ops in devicetreeArthur Heymans2022-10-136-23/+6
* soc/amd/*: Hook up GPP bridges ops to devicetreeArthur Heymans2022-10-136-66/+48
* soc/amd/acp: Hook up ops in devicetreeArthur Heymans2022-10-136-13/+6
* soc/amd/morgana: Use devicetree ops over pci driverFelix Held2022-10-133-36/+11
* soc/amd/mendocino: Use devicetree ops over pci driverArthur Heymans2022-10-134-45/+20
* soc/amd/cezanne: Use devicetree ops over pci driverArthur Heymans2022-10-133-46/+11
* soc/amd/picasso: Use devicetree ops over pci driverArthur Heymans2022-10-133-36/+11
* soc/amd/*: Hook up device_operations in chipset.cbArthur Heymans2022-10-139-234/+61
* soc/amd/*: Move emmc disabling to device opsArthur Heymans2022-10-139-12/+82
* payloads,src: Replace ALIGN(x, a) by ALIGN_UP(x, a) for clarityElyes Haouas2022-10-1310-19/+19
* soc/amd/*/psp_verstage/svc: Make svc.h macros commonFred Reitberger2022-10-138-166/+7
* soc/amd/cezanne: enable LPC decodes if platform uses LPCJeremy Soller2022-10-131-0/+9
* soc/intel: Kconfig: Correct UART source clock value in commentWonkyu Kim2022-10-124-4/+4
* Revert "soc/qualcomm: Update the wait time for checking PCIe link up"Shelley Chen2022-10-121-2/+2
* treewide: Use 'fadt->x_pm1a_cnt_blk.addrl = fadt->pm1a_cnt_blk'Elyes Haouas2022-10-129-9/+9
* treewide: Use 'fadt->x_pm_tmr_blk.addrl = fadt->pm_tmr_blk'Elyes Haouas2022-10-1217-17/+17
* treewide: Use 'pm2_cnt_len' for 'x_pm2_cnt_blk.bit_width'Elyes Haouas2022-10-122-2/+2
* treewide: Use 'gpe0_blk' for 'x_gpe0_blk.addrl'Elyes Haouas2022-10-127-7/+7
* treewide: Use 'gpe0_blk_len' for 'x_gpe0_blk.bit_width'Elyes Haouas2022-10-125-5/+5
* treewide: Use 'fadt->pm_tmr_len' for 'x_pm_tmr_blk.bit_width'Elyes Haouas2022-10-127-7/+7
* treewide: Use 'fadt->pm1_cnt_len' for 'x_pm1a_cnt_blk.bit_width'Elyes Haouas2022-10-125-5/+5
* treewide: Use 'fadt->pm1_evt_len' for 'x_pm1a_evt_blk.bit_width'Elyes Haouas2022-10-125-5/+5
* soc/intel/ehl: Fix incorrect access to MAC_MDIO_DATA registerMario Scheithauer2022-10-121-1/+1
* soc/intel/ehl: Support maximum memory frequency selectionChristian Gmeiner2022-10-122-0/+16
* soc/amd/common: Remove buildtime error for unknown cpuMartin Roth2022-10-102-3/+7
* soc/amd/morgana: Add initial commit for new SoCMartin Roth2022-10-1059-0/+5728
* soc/amd/mendocino/psp_verstage: Remove TODO commentKarthikeyan Ramasubramanian2022-10-081-2/+0
* soc/intel/apollolake: Add UFS InterruptSean Rhodes2022-10-071-0/+3
* soc/intel/apollolake: Remove SD Card interrupt for GLKSean Rhodes2022-10-071-0/+2
* soc/intel/ehl: Set Ethernet controller to D0 power stateMario Scheithauer2022-10-071-0/+9
* soc/amd/{CZN,MDN,PCO}: Fix building with only single RW regionMatt DeVillier2022-10-076-8/+26
* soc/amd/{stoney,picasso}/Kconfig: Fix guarding of amdfwMatt DeVillier2022-10-072-2/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-06 15:26:16 +0000