summaryrefslogtreecommitdiffstats
path: root/src/soc
Commit message (Expand)AuthorAgeFilesLines
* Revert "soc/amd/picasso: Change GPIO _HID to AMDI0030"Martin Roth2021-02-091-1/+1
* soc/amd/picasso/cpu: move set_cstate_io_addr to common codeFelix Held2021-02-093-9/+13
* soc/amd/picasso/cpu: move get_cpu_count to common codeFelix Held2021-02-097-8/+14
* soc/amd/cezanne: Add root_complexRaul E Rangel2021-02-092-0/+144
* soc/amd/stoneyridge/cpu: use MSR_PSP_ADDR define instead of hex numberFelix Held2021-02-091-2/+3
* soc/amd/cezanne: add empty CPU driverFelix Held2021-02-092-0/+25
* soc/amd/cezanne: Enable early LPC support in bootblock stageZheng Bao2021-02-095-0/+27
* soc/amd/picasso: move smm_region to soc/amd/common/block/cpu/noncarFelix Held2021-02-092-51/+54
* soc/amd/picasso/memmap: drop __SIMPLE_DEVICE__Felix Held2021-02-091-2/+0
* soc/amd/stoneyridge/memmap: drop __SIMPLE_DEVICE__Felix Held2021-02-091-2/+0
* src: Add missing <cbmem.h>Elyes HAOUAS2021-02-091-0/+1
* soc/amd,intel: Drop s3_resume parameter on FSP-S functionsKyösti Mälkki2021-02-0921-40/+22
* drivers/intel/fsp1_1,fsp2_0: Refactor logo displayKyösti Mälkki2021-02-094-11/+9
* soc/amd/stoneyridge/acpi: Convert to ASL 2.0Elyes HAOUAS2021-02-092-2/+2
* soc/amd/common/memmap: add comment about types in memmap_early_dramFelix Held2021-02-081-0/+1
* soc/amd/picasso/iomap: change ACPI_CPU_CONTROL to match AGESAFelix Held2021-02-081-1/+1
* soc/intel/{baytrail,broadwell}: Add missing <cbmem.h>Angel Pons2021-02-082-0/+2
* soc/intel/braswell,skylake: Drop logo parameters from devicetreeKyösti Mälkki2021-02-084-15/+0
* soc/intel: Drop CID1 from GNVSKyösti Mälkki2021-02-0811-32/+4
* soc/intel/broadwell/include/soc/me.h: Clean includesElyes HAOUAS2021-02-071-1/+1
* soc/intel/quark/storage_test.c: Remove redundant <commonlib/cbmem_id.h>Elyes HAOUAS2021-02-071-1/+0
* acpi: Fix BERT size_t printf format errorBenjamin Doron2021-02-071-1/+1
* src: Remove redundant include <rules.h>Elyes HAOUAS2021-02-071-1/+0
* soc/intel/alderlake: Increase VBT size to 9 KiBMaulik V Vaghela2021-02-071-0/+4
* soc/amd/stoneyridge: remove STONEYRIDGE_ACPI_IO_BASE Kconfig optionFelix Held2021-02-072-8/+1
* soc/amd/stoneyridge: remove STONEYRIDGE_ prefix of ACPI_IO_BASE defineFelix Held2021-02-072-11/+11
* soc/intel/broadwell: Use common {DMI,EP,MCH}BAR accessorsAngel Pons2021-02-076-14/+17
* soc/amd/cezanne/romstage: Store early dram regionRaul E Rangel2021-02-071-0/+3
* soc/amd/picasso: Move memmap_early_dram to common blocksRaul E Rangel2021-02-076-30/+36
* soc/amd/cezanne/Makefile.inc: Fix indentationRaul E Rangel2021-02-071-5/+5
* soc/amd/cezanne/pcie_gpp: scan internal PCI busesFelix Held2021-02-072-0/+25
* soc/amd/cezanne/chip: add PCI bus scanningFelix Held2021-02-071-0/+14
* soc/intel/broadwell: Convert to ASL 2.0 syntaxElyes HAOUAS2021-02-071-7/+8
* drivers/intel/fsp2_0: Add support for MP services2 PPIAamir Bohra2021-02-065-5/+5
* intel: Rename config FSP_USES_MP_SERVICES_PPI to MP_SERVICES_PPIFurquan Shaikh2021-02-066-6/+6
* intel: Drop FSP_PEIM_TO_PEIM_INTERFACEFurquan Shaikh2021-02-066-7/+6
* soc/intel/broadwell: Conditionally skip PRE_GRAPHICS_DELAYKyösti Mälkki2021-02-062-15/+0
* soc/amd/stoneyridge: Create chipset_power_state in romstageKyösti Mälkki2021-02-062-10/+13
* sb,soc/intel: Add wake source fields in GNVSKyösti Mälkki2021-02-063-1/+7
* soc/amd/picasso: add UPD for RV2 USB3 phy setting adjustChris Wang2021-02-052-0/+49
* soc/amd/cezanne/iomap: move MMIO range comment above MMIO rangesFelix Held2021-02-051-1/+1
* soc/amd/cezanne/fch: add ACPI I/O port setupFelix Held2021-02-053-0/+69
* soc/amd/picasso: remove PICASSO_ACPI_IO_BASE Kconfig optionFelix Held2021-02-053-13/+7
* soc/intel/broadwell: Convert some CONFIG(CHROMEOS) preprocessorKyösti Mälkki2021-02-051-5/+1
* soc/amd/cezanne: populate some FSP-M UPDsFelix Held2021-02-051-0/+11
* soc/amd/common: Refactor single GPIO programmingKyösti Mälkki2021-02-051-20/+13
* soc/amd/common: Separate single GPIO programmingKyösti Mälkki2021-02-051-42/+52
* soc/mediatek/mt8192: Use LZ4 compression for MCUsYu-Ping Wu2021-02-051-1/+1
* soc/intel/xeon_sp/cpx: Override SMBIOS type 4 max speedTim Chu2021-02-051-0/+6
* soc/intel/skylake/acpi/irqlinks.asl: Fix typo in commentElyes HAOUAS2021-02-051-1/+1
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-23 08:27:08 +0000