summaryrefslogtreecommitdiffstats
path: root/src/soc
Commit message (Expand)AuthorAgeFilesLines
...
* soc/intel/dnv_ns: drop redundancies from soc_fill_fadtMichael Niewöhner2021-10-111-26/+0
* soc/intel/dnv_ns: add the Kconfig value for CPU_XTAL_HZMichael Niewöhner2021-10-091-0/+3
* soc/intel/tigerlake: Hook up GMA ACPI brightness controlsTim Crawford2021-10-074-0/+28
* sc7280: Add SHRM firmware supportRavi Kumar Bokka2021-10-075-0/+42
* soc/intel/cannonlake: Enable x86_64 supportPatrick Rudolph2021-10-071-0/+1
* soc/intel/dnv_ns: correct size of GPE0 registers in FADTMichael Niewöhner2021-10-071-9/+0
* soc/intel/denverton_ns: Always enable SpeedStepDmitry Ponamorev2021-10-071-6/+4
* sc7280: Enable UART driverRajesh Patil2021-10-062-0/+13
* sc7280: Enable bootblock compressionRavi Kumar Bokka2021-10-063-0/+13
* soc/intel/alderlake: Skip setting D0I3 bit for HECI devicesSubrata Banik2021-10-061-0/+2
* soc/intel/alderlake: Perform `heci_finalize` prior to booting to OSSubrata Banik2021-10-061-0/+19
* soc/intel/common: Helper function to check CSE device `devfn` statusSubrata Banik2021-10-062-6/+18
* soc/intel/common/../cse: Allow D0i3 enable/disable for all CSE devicesSubrata Banik2021-10-063-41/+41
* Revert "soc/amd/cezanne: Disable Co-op multitasking"Raul E Rangel2021-10-051-0/+3
* src/soc to src/superio: Fix spelling errorsMartin Roth2021-10-0556-68/+68
* soc/intel/adl: Drop SGPM, RGPM and EGPM methodsMeera Ravindranath2021-10-041-41/+0
* src/soc/intel/alderlake: Add PsysPmax settingRyan Lin2021-10-042-0/+10
* soc/intel/common: round PM Timer emulation frequency multiplierMichael Niewöhner2021-10-021-1/+2
* soc/mediatek: add debug dump for ltiming and clock_divRex-BC Chen2021-10-023-0/+21
* soc/mediatek: Fix I2C failures by adjusting AC timing and bus speedDaolong Zhu2021-10-024-65/+332
* soc/intel/common/../cse: Avoid caching of CSE BARSubrata Banik2021-10-021-42/+17
* soc/intel/common/../cse: Append `_MS` with CSE_DELAY_BOOT_TO_RO macroSubrata Banik2021-10-021-4/+3
* soc/tigerlake: Make IO decode / enable register configurableSean Rhodes2021-10-012-3/+20
* soc/intel/alderlake: add power limits for Alder Lake-M 282 SKUSumeet Pawnikar2021-10-012-3/+11
* mb/google/brya: move MILLIWATTS_TO_WATTS macro in header fileSumeet Pawnikar2021-10-011-0/+2
* soc/intel/common: Add PMC IPC commands for FIVR controlSumeet Pawnikar2021-10-011-2/+10
* drivers/gic: Remove unnecessary codeJulius Werner2021-10-014-20/+0
* soc/intel/common/block/sgx: Fix typo in log messageAngel Pons2021-09-301-1/+1
* soc/intel/alderlake: Add CPU ID 0x906a4Meera Ravindranath2021-09-302-0/+2
* soc/intel/common/../cse: Append the time units to the HECI macro namesSubrata Banik2021-09-301-16/+16
* soc/intel/common/cse: Late sending EOP msg if !HECI_DISABLE_USING_SMMSubrata Banik2021-09-301-5/+10
* soc/intel/alderlake: Perform `soc_finalize` at entry of BS_PAYLOAD_BOOTSubrata Banik2021-09-301-1/+5
* soc/intel/common/../cse: Perform D0I3 bit reset/set prior sending EOPSubrata Banik2021-09-301-0/+4
* soc/intel/common/../cse: Create APIs for CSE device state transitionSubrata Banik2021-09-302-0/+83
* soc/intel/cannonlake: Guard acpi_fill_ssdt assignment with HAVE_ACPI_TABLESTim Wawrzynczak2021-09-291-2/+4
* soc/intel: Drop unnecessary `select REG_SCRIPT`Angel Pons2021-09-297-7/+0
* soc/intel/common/block/smbus: Drop reg-script usageAngel Pons2021-09-291-14/+11
* soc/intel/skylake: Drop reg-script usageAngel Pons2021-09-292-33/+21
* soc/intel/{cnl,jsl,tgl,ehl,adl}: rename PMC device init/enable callbacksMichael Niewöhner2021-09-295-20/+20
* soc/intel: Rename GNVS struct member to match ASLAngel Pons2021-09-293-4/+4
* soc/intel/alderlake: Add GFx Device ID 0x46c3Selma Bensaid2021-09-292-0/+2
* soc/intel/alderlake: Add ADLP 242 power configurationsTracy Wu2021-09-294-0/+14
* soc/intel/alderlake: Add support for power cycle and SLP signal durationTim Wawrzynczak2021-09-292-0/+80
* {sb,soc}/intel: Drop unused globalnvs.asl methodsAngel Pons2021-09-295-144/+0
* {sb,soc}/intel: Drop PRMx from GNVSAngel Pons2021-09-2910-60/+60
* {sb,soc}/intel: Drop LCKF from GNVSAngel Pons2021-09-2910-10/+10
* soc/mediatek/mt8195: initialize DFDRex-BC Chen2021-09-293-0/+25
* soc/intel/baytrail: Always handle MRC as ELF fileAngel Pons2021-09-281-3/+6
* soc/qualcomm/sc7280: Enable QUP drivers to use lz4 compressionShelley Chen2021-09-271-3/+3
* soc/intel/baytrail: Drop invalid `VGA_BIOS_FILE` defaultAngel Pons2021-09-271-5/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-09 22:33:37 +0000