index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
bd82x6x
/
bootblock.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
sb/intel/bd82x6x: Honor POST code Kconfig option
Keith Hui
2023-12-23
1
-4
/
+7
*
sb/intel/bd82x6x: Use common early SPI code
Angel Pons
2020-06-27
1
-9
/
+2
*
sb/intel/bd82x6x: Use PCI bitwise ops
Angel Pons
2020-06-10
1
-7
/
+1
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
src/southbridge: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-04
1
-13
/
+2
*
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2020-03-17
1
-1
/
+0
*
bootblock: Provide some common prototypes
Kyösti Mälkki
2019-12-14
1
-1
/
+1
*
nb/intel/sandybridge: Move to C_ENVIRONMENT_BOOTBLOCK
Arthur Heymans
2019-11-18
1
-11
/
+5
*
arch/io.h: Drop unnecessary include
Kyösti Mälkki
2019-03-04
1
-1
/
+0
*
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2019-03-01
1
-0
/
+1
*
cpu/intel: Use the common code to initialize the romstage timestamps
Arthur Heymans
2019-01-09
1
-14
/
+0
*
Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location"
Arthur Heymans
2018-06-21
1
-1
/
+0
*
sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location
Arthur Heymans
2018-02-27
1
-0
/
+1
*
sb/intel/bd82x6x/bootblock: Use register name
Patrick Rudolph
2017-05-05
1
-6
/
+4
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
timestamp: remove conditional #if CONFIG_COLLECT_TIMESTAMPS
Aaron Durbin
2015-07-07
1
-2
/
+1
*
Remove address from GPLv2 headers
Patrick Georgi
2015-05-21
1
-1
/
+1
*
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2015-02-15
1
-1
/
+1
*
soutbridge/*/bootblock: Use pci_dev_t over device_t typedef
Edward O'Callaghan
2014-11-05
1
-2
/
+2
*
x86: Unify arch/io.h and arch/romcc_io.h
Stefan Reinauer
2013-03-22
1
-1
/
+0
*
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2013-03-01
1
-1
/
+1
*
SPI: Configure Software Sequence SPI Freq to match descriptor
Duncan Laurie
2012-11-12
1
-0
/
+21
*
RTC: Enable extended CMOS in the bootblock
Duncan Laurie
2012-07-24
1
-0
/
+3
*
Cougar Point southbridge: Add includes and drop post_code()
Stefan Reinauer
2012-04-27
1
-1
/
+3
*
Add support for Intel Panther Point PCH
Stefan Reinauer
2012-04-04
1
-0
/
+73