| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | sb/intel/{bd82x6x,ibexpeak}: Fix out of bounds access in intel_me_status() | Nicola Corna | 2018-05-29 | 1 | -3/+10 |
| * | sb/intel/bd82x6x: Add awareness of ME's Alt Disable Mode | Nathaniel Roach | 2017-09-19 | 1 | -10/+18 |
| * | sb/intel/bd82x6x: Add time-stamp around ME DRAM update | Nathaniel Roach | 2017-09-13 | 1 | -0/+3 |
| * | intel PCI ops: Remove explicit PCI MMCONF access | Kyösti Mälkki | 2016-12-06 | 1 | -2/+2 |
| * | src/southbridge: Capitalize CPU, RAM and ROM | Elyes HAOUAS | 2016-07-31 | 1 | -1/+1 |
| * | tree: drop last paragraph of GPL copyright header | Patrick Georgi | 2015-10-31 | 1 | -4/+0 |
| * | sandybridge ivybridge: Treat native init as first class citizen | Alexandru Gagniuc | 2015-10-03 | 1 | -32/+97 |
| * | Remove address from GPLv2 headers | Patrick Georgi | 2015-05-21 | 1 | -2/+1 |
| * | Replace hlt with halt() | Patrick Georgi | 2014-12-02 | 1 | -2/+2 |
| * | x86: Unify arch/io.h and arch/romcc_io.h | Stefan Reinauer | 2013-03-22 | 1 | -1/+0 |
| * | Add support for Intel Panther Point PCH | Stefan Reinauer | 2012-04-04 | 1 | -0/+201 |
 |
index : coreboot.git | |
| Coreboot firmware sources | coreboot |
| summaryrefslogtreecommitdiffstats |