index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
bd82x6x
/
pch.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
include/device/device.h: Remove CHIP_NAME() macro
Nicholas Sudsgaard
2024-01-31
1
-1
/
+1
*
sb/intel/bd82x6x/pch.c: Extract common functions
Angel Pons
2023-12-19
1
-118
/
+0
*
sb/intel/bd82x6x/pch: Mark static devices hidden
Patrick Rudolph
2023-10-12
1
-0
/
+4
*
sb/intel/bd82x6x: Disable unused PCIe root ports
Patrick Rudolph
2023-10-09
1
-0
/
+49
*
treewide: Remove duplicated include <device/pci.h>
Elyes Haouas
2023-02-01
1
-1
/
+0
*
/: Remove extra space after comma
Elyes Haouas
2022-11-30
1
-2
/
+2
*
sb/intel: Use `bool` for PCIe coalescing option
Angel Pons
2022-01-04
1
-1
/
+1
*
sb/intel/bd82x6x: Make `pch_silicon_supported` static
Angel Pons
2020-08-12
1
-1
/
+1
*
sb/intel/bd82x6x: Use PCI bitwise ops
Angel Pons
2020-06-10
1
-14
/
+5
*
sb/intel/bd82x6x: Fix 16-bit read/write PCI_COMMAND register
Elyes HAOUAS
2020-06-02
1
-14
/
+10
*
treewide: Remove "this file is part of" lines
Patrick Georgi
2020-05-11
1
-1
/
+0
*
src/southbridge: Use SPDX for GPL-2.0-only files
Angel Pons
2020-04-04
1
-14
/
+2
*
src (minus soc and mainboard): Remove copyright notices
Patrick Georgi
2020-03-17
1
-2
/
+0
*
src: capitalize 'PCIe'
Elyes HAOUAS
2020-03-04
1
-2
/
+2
*
sb/intel/bd82x6x: Handle enabling of GbE
Nico Huber
2019-11-18
1
-1
/
+1
*
arch/x86: Replace some __SMM__ guards
Kyösti Mälkki
2019-11-09
1
-5
/
+2
*
src/southbridge: change "unsigned" to "unsigned int"
Martin Roth
2019-10-30
1
-2
/
+2
*
southbridge/intel: Tidy up preprocessor and headers
Kyösti Mälkki
2019-08-21
1
-1
/
+3
*
sb/intel/bd82x6x: Add support to disable xHCI
Patrick Rudolph
2019-07-26
1
-0
/
+6
*
{soc, southbridge} : Correct typo in comment
Frans Hendriks
2019-05-03
1
-1
/
+1
*
arch/io.h: Drop unnecessary include
Kyösti Mälkki
2019-03-04
1
-1
/
+0
*
device/pci: Fix PCI accessor headers
Kyösti Mälkki
2019-03-01
1
-0
/
+1
*
device: Use pcidev_on_root()
Kyösti Mälkki
2019-01-06
1
-8
/
+4
*
sb/intel/bd82x6x: Don't use device_t
Elyes HAOUAS
2018-09-21
1
-5
/
+5
*
Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location"
Arthur Heymans
2018-06-21
1
-1
/
+0
*
src: Get rid of device_t
Elyes HAOUAS
2018-06-14
1
-2
/
+2
*
sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location
Arthur Heymans
2018-02-27
1
-0
/
+1
*
sb/intel/bd82x6x: make hotplug map consistent to remapped ports
Bill XIE
2017-08-29
1
-3
/
+32
*
southbridge/intel/bd82x6x: transition away from device_t
Antonello Dettori
2016-09-04
1
-4
/
+6
*
bd82x6x/pch: move global variables to static variables in functions
Felix Held
2016-08-19
1
-2
/
+2
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
Remove address from GPLv2 headers
Patrick Georgi
2015-05-21
1
-1
/
+1
*
x86: Unify arch/io.h and arch/romcc_io.h
Stefan Reinauer
2013-03-22
1
-1
/
+0
*
Add bd82x6x PCH functions to SMM
Marc Jones
2013-03-17
1
-65
/
+85
*
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2013-03-01
1
-1
/
+1
*
Sandy/Ivy Bridge and Cougar/Panther Point: Fix names
Stefan Reinauer
2012-08-07
1
-1
/
+1
*
Add PCIe port disable debug message
Marc Jones
2012-07-24
1
-0
/
+2
*
bd82x6x: Convert all PCI ID lists to new scheme
Stefan Reinauer
2012-07-24
1
-1
/
+1
*
Add an option to enable PCIe root port coalescing
Duncan Laurie
2012-05-01
1
-11
/
+185
*
Add support for Intel Panther Point PCH
Stefan Reinauer
2012-04-04
1
-0
/
+234