summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/bd82x6x/pch.h
Commit message (Expand)AuthorAgeFilesLines
* bd82x6x: Consolidate early native USB initVladimir Serbinenko2014-10-171-0/+11
* bd82x6x: Move common bd82x6x S3 detect to bd82x6x code.Vladimir Serbinenko2014-10-161-0/+1
* sandy/ivybridge: Native raminit.Vladimir Serbinenko2014-07-291-0/+2
* Intel BD82x6x: LPC: Unify I/O APIC setupPaul Menzel2013-06-031-0/+1
* Drop prototype guarding for romccStefan Reinauer2013-05-101-1/+1
* Add bd82x6x PCH functions to SMMMarc Jones2013-03-171-3/+5
* Add Intel Panther Point USB3 initializationMarc Jones2013-03-091-1/+6
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-011-1/+1
* SPI: Add early romstage SPI driver using hardware sequencingDuncan Laurie2012-11-121-0/+15
* SPI: Add Fast Read to the OPMENU for locked down SPIDuncan Laurie2012-11-121-2/+2
* PCH: Add register descriptions used by IGD OpRegionStefan Reinauer2012-11-091-0/+2
* hpet: common ACPI generationPatrick Georgi2012-10-081-1/+0
* Perform additional programming requirements for SATAStefan Reinauer2012-08-041-0/+2
* SATA: Add option to configure gen3 transmitterDuncan Laurie2012-07-261-0/+4
* ELOG: Log boot-time events found in southbridgeDuncan Laurie2012-07-251-0/+5
* CPU: Set flex ratio to nominal TDP ratio in bootblockDuncan Laurie2012-07-241-0/+2
* Add an option to enable PCIe root port coalescingDuncan Laurie2012-05-011-3/+18
* Add support for Intel Panther Point PCHStefan Reinauer2012-04-041-0/+514