summaryrefslogtreecommitdiffstats
path: root/src/southbridge/intel/bd82x6x/pch.h
Commit message (Expand)AuthorAgeFilesLines
* sb/intel/bd82x6x: Use SOUTHBRIDGE_INTEL_COMMON_PMCLIBPatrick Rudolph2019-04-161-1/+0
* coreboot: Replace all IS_ENABLED(CONFIG_XXX) with CONFIG(XXX)Julius Werner2019-03-081-2/+2
* sb/intel: Use common RCBA MACROsPeter Lemenkov2019-01-141-3/+0
* sb/intel/bd828x6x: Make CONFIG_ELOG=y compileArthur Heymans2018-12-291-3/+0
* sb/intel/common: Create a common PCH finalise implementationTristan Corrick2018-12-031-4/+0
* sb/intel: Deduplicate vbnv_cmos_failed and rtc_initPatrick Rudolph2018-11-071-3/+0
* mb/lenovo/*/romstage: Use macros instead of magic numbersPeter Lemenkov2018-10-181-0/+2
* sb/intel/bd82x6x: Don't use device_tElyes HAOUAS2018-09-211-1/+1
* sb/intel/bd82x6x: Fix watchdogPatrick Rudolph2018-07-281-0/+3
* sb/intel/common: Make RCBA manipulation MACROs commonArthur Heymans2018-06-211-16/+1
* Revert "sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common location"Arthur Heymans2018-06-211-0/+149
* src: Remove space after `defined`Elyes HAOUAS2018-05-241-1/+1
* Revert "model_206ax: Use parallel MP init"Arthur Heymans2018-04-111-0/+3
* model_206ax: Use parallel MP initArthur Heymans2018-04-111-3/+0
* sb/intel/common: Add common code for SMM setup and smihandlerArthur Heymans2018-03-281-9/+0
* sb/intel/{bd82x6,ibexpeak}: Move RCBA macros to a common locationArthur Heymans2018-02-271-149/+0
* sb/intel/bd82x6x: Reduce function-disable messNico Huber2018-01-231-0/+2
* intel/bd82x6x: Fix a small mistake in DIR_ROUTETobias Diedrich2017-12-071-1/+1
* southbridge/intel/bd82x6x: refactor rtc failure checkingAaron Durbin2017-09-201-0/+3
* sb/intel/*: Use common SMBus functionsArthur Heymans2017-08-061-16/+0
* southbridge/intel: add IS_ENABLED() around Kconfig symbol referencesMartin Roth2017-07-161-1/+1
* sb/intel/bd82x6x/early_usb: Use register namePatrick Rudolph2017-06-021-0/+4
* sb/intel/bd82x6x/finalize: Lock ETR3 CF9GRPatrick Rudolph2017-05-211-0/+1
* sb/intel/bd82x6x/finalize: Use register namePatrick Rudolph2017-05-051-0/+1
* sb/intel/bd82x6x: Add TCO_Lock in finalize stepDennis Wassenberg2016-12-081-0/+3
* southbridge/intel/bd82x6x: transition away from device_tAntonello Dettori2016-09-041-1/+1
* chromeos mainboards: remove chromeos.aslAaron Durbin2016-07-301-0/+6
* southbridge/intel/bd82x6x: use common Intel ACPI hardware definitionsAaron Durbin2016-07-151-7/+2
* southbridge/intel/bd82x6x: Use common gpio.cPatrick Rudolph2016-02-181-16/+0
* sb/intel/bd82x6x: Assign unique bus/dev/fn for I/O APIC + HPETsNico Huber2015-11-041-0/+7
* tree: drop last paragraph of GPL copyright headerPatrick Georgi2015-10-311-4/+0
* Create i945-ivy smm tseg init based on ivy code.Vladimir Serbinenko2015-06-091-5/+0
* Migrate 206ax to SMM_MODULESVladimir Serbinenko2015-05-281-0/+5
* Remove address from GPLv2 headersPatrick Georgi2015-05-211-1/+1
* intel SMI handlers: Refactor GPI SMI/SCI routingKyösti Mälkki2015-04-281-0/+6
* southbrige/intel/bd82x6x: add XHCI overcurrent map configNicolas Reinecke2015-04-201-0/+1
* southbrige/intel/bd82x6x: XHCI replace magic valuesNicolas Reinecke2015-04-191-0/+4
* x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointerKevin Paul Herbert2015-02-151-0/+4
* southbridge/intel/bd82x6x native usb init: replace some magic valuesNicolas Reinecke2015-01-311-0/+6
* sandy/ivy/nehalem: Remerge interrupt handlingVladimir Serbinenko2014-11-231-0/+1
* sandy/ivy native: dedup romstage.c main()Vladimir Serbinenko2014-10-241-0/+4
* bd82x6x: Consolidate early native USB initVladimir Serbinenko2014-10-171-0/+11
* bd82x6x: Move common bd82x6x S3 detect to bd82x6x code.Vladimir Serbinenko2014-10-161-0/+1
* sandy/ivybridge: Native raminit.Vladimir Serbinenko2014-07-291-0/+2
* Intel BD82x6x: LPC: Unify I/O APIC setupPaul Menzel2013-06-031-0/+1
* Drop prototype guarding for romccStefan Reinauer2013-05-101-1/+1
* Add bd82x6x PCH functions to SMMMarc Jones2013-03-171-3/+5
* Add Intel Panther Point USB3 initializationMarc Jones2013-03-091-1/+6
* GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«Paul Menzel2013-03-011-1/+1
* SPI: Add early romstage SPI driver using hardware sequencingDuncan Laurie2012-11-121-0/+15
generated by cgit v1.2.3 (git 2.25.1) at 2024-08-03 11:51:51 +0000