index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
southbridge
/
intel
/
bd82x6x
/
sata.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
tree: drop last paragraph of GPL copyright header
Patrick Georgi
2015-10-31
1
-4
/
+0
*
southbridge/bd82x6x: use new ssdt sata port generator
Alexander Couzens
2015-09-02
1
-0
/
+9
*
Remove address from GPLv2 headers
Patrick Georgi
2015-05-21
1
-1
/
+1
*
x86: Change MMIO addr in readN(addr)/writeN(addr, val) to pointer
Kevin Paul Herbert
2015-02-15
1
-3
/
+3
*
southbridge: Trivial - drop trailing blank lines at EOF
Edward O'Callaghan
2014-07-08
1
-1
/
+0
*
ibexpeak / bd82x6x: Make SATA mode user-visible option.
Vladimir Serbinenko
2014-01-12
1
-38
/
+14
*
bd82x6x: Add config option to force SATA link to different speeds.
Shawn Nematbakhsh
2013-03-17
1
-0
/
+7
*
GPLv2 notice: Unify all files to just use one space in »MA 02110-1301«
Paul Menzel
2013-03-01
1
-1
/
+1
*
Perform additional programming requirements for SATA
Stefan Reinauer
2012-08-04
1
-5
/
+44
*
SATA: Add option to configure gen3 transmitter
Duncan Laurie
2012-07-26
1
-0
/
+9
*
bd82x6x: Convert all PCI ID lists to new scheme
Stefan Reinauer
2012-07-24
1
-8
/
+8
*
Fix SATA port map to only enable port 0
Stefan Reinauer
2012-05-01
1
-7
/
+22
*
Allow device ID arrays in the PCI driver structure
Vadim Bendebury
2012-05-01
1
-23
/
+4
*
Add support for Intel Panther Point PCH
Stefan Reinauer
2012-04-04
1
-0
/
+246